{"title":"用于外部供电的植入式疼痛控制器的专用微处理器","authors":"M. Wei, J. Mouine, R. Fontaine, F. Duval","doi":"10.1109/IEMBS.1995.579566","DOIUrl":null,"url":null,"abstract":"A 8-channel dedicated microprocessor for externally powered implantable pain control stimulator is presented. It is designed with 8 channels to deliver the stimuli: any subset out of 8 channels can be started or stopped simultaneously. Arbitrary current waveforms can be generated through appropriate programming which can be achieved by an algorithm serially transmitted transdermally. The microprocessor can be configured as biphasic or monophasic or mix operation mode. Particularly, the charge balanced biphasic pulses are easily generated. The design is accomplished with Verilog HDL language description at RTL level. The resulting schematic or netlist is then automatically placed and routed by Preview Cell Ensemble with the 1.5 micron Mitel process.","PeriodicalId":20509,"journal":{"name":"Proceedings of 17th International Conference of the Engineering in Medicine and Biology Society","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1995-09-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A dedicated microprocessor for externally powered implantable pain controller\",\"authors\":\"M. Wei, J. Mouine, R. Fontaine, F. Duval\",\"doi\":\"10.1109/IEMBS.1995.579566\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 8-channel dedicated microprocessor for externally powered implantable pain control stimulator is presented. It is designed with 8 channels to deliver the stimuli: any subset out of 8 channels can be started or stopped simultaneously. Arbitrary current waveforms can be generated through appropriate programming which can be achieved by an algorithm serially transmitted transdermally. The microprocessor can be configured as biphasic or monophasic or mix operation mode. Particularly, the charge balanced biphasic pulses are easily generated. The design is accomplished with Verilog HDL language description at RTL level. The resulting schematic or netlist is then automatically placed and routed by Preview Cell Ensemble with the 1.5 micron Mitel process.\",\"PeriodicalId\":20509,\"journal\":{\"name\":\"Proceedings of 17th International Conference of the Engineering in Medicine and Biology Society\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-09-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of 17th International Conference of the Engineering in Medicine and Biology Society\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEMBS.1995.579566\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 17th International Conference of the Engineering in Medicine and Biology Society","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEMBS.1995.579566","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A dedicated microprocessor for externally powered implantable pain controller
A 8-channel dedicated microprocessor for externally powered implantable pain control stimulator is presented. It is designed with 8 channels to deliver the stimuli: any subset out of 8 channels can be started or stopped simultaneously. Arbitrary current waveforms can be generated through appropriate programming which can be achieved by an algorithm serially transmitted transdermally. The microprocessor can be configured as biphasic or monophasic or mix operation mode. Particularly, the charge balanced biphasic pulses are easily generated. The design is accomplished with Verilog HDL language description at RTL level. The resulting schematic or netlist is then automatically placed and routed by Preview Cell Ensemble with the 1.5 micron Mitel process.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
