基于0.18μm SiGe-BiCMOS的10Gb/s 6Vpp差分调制器驱动

Yi Zhao, L. Vera, J. Long, D. Harame
{"title":"基于0.18μm SiGe-BiCMOS的10Gb/s 6Vpp差分调制器驱动","authors":"Yi Zhao, L. Vera, J. Long, D. Harame","doi":"10.1109/ISSCC.2013.6487669","DOIUrl":null,"url":null,"abstract":"This paper describes a 10Gb/s, digitally-controlled distributed amplifier (DA) implemented in 0.18μm SiGe (60GHz peak-fT) with 6Vpp differential output swing, <;20ps symmetric rise/fall times, negligible additive jitter and >10dB return loss across 30GHz bandwidth; performance suitable for driving a dual (i.e., balanced) MZ modulator. Unlike conventional DAs, which use a passive transmission line at the input to feed each amplifier cell with the correct signal phase, the gain cells in the prototype modulator driver are driven by digital latches. The fully-digital interface at the DA input leads to a scalable design by eliminating the performance impairments of the input transmission line.","PeriodicalId":6378,"journal":{"name":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers","volume":"555 1","pages":"132-133"},"PeriodicalIF":0.0000,"publicationDate":"2013-03-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"A 10Gb/s 6Vpp differential modulator driver in 0.18μm SiGe-BiCMOS\",\"authors\":\"Yi Zhao, L. Vera, J. Long, D. Harame\",\"doi\":\"10.1109/ISSCC.2013.6487669\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes a 10Gb/s, digitally-controlled distributed amplifier (DA) implemented in 0.18μm SiGe (60GHz peak-fT) with 6Vpp differential output swing, <;20ps symmetric rise/fall times, negligible additive jitter and >10dB return loss across 30GHz bandwidth; performance suitable for driving a dual (i.e., balanced) MZ modulator. Unlike conventional DAs, which use a passive transmission line at the input to feed each amplifier cell with the correct signal phase, the gain cells in the prototype modulator driver are driven by digital latches. The fully-digital interface at the DA input leads to a scalable design by eliminating the performance impairments of the input transmission line.\",\"PeriodicalId\":6378,\"journal\":{\"name\":\"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers\",\"volume\":\"555 1\",\"pages\":\"132-133\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-03-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.2013.6487669\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2013.6487669","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

摘要

本文描述了一种10Gb/s的数字控制分布式放大器(DA),实现在0.18μm SiGe (60GHz峰值- ft)中,差分输出摆幅为6Vpp,在30GHz带宽下回波损耗为10dB;性能适合驱动双(即,平衡)MZ调制器。传统的DAs在输入端使用无源传输线为每个放大器单元提供正确的信号相位,而原型调制器驱动器中的增益单元由数字锁存器驱动。数据处理输入端的全数字接口通过消除输入传输线的性能损害而实现可扩展设计。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 10Gb/s 6Vpp differential modulator driver in 0.18μm SiGe-BiCMOS
This paper describes a 10Gb/s, digitally-controlled distributed amplifier (DA) implemented in 0.18μm SiGe (60GHz peak-fT) with 6Vpp differential output swing, <;20ps symmetric rise/fall times, negligible additive jitter and >10dB return loss across 30GHz bandwidth; performance suitable for driving a dual (i.e., balanced) MZ modulator. Unlike conventional DAs, which use a passive transmission line at the input to feed each amplifier cell with the correct signal phase, the gain cells in the prototype modulator driver are driven by digital latches. The fully-digital interface at the DA input leads to a scalable design by eliminating the performance impairments of the input transmission line.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A CMOS dual-switching power-supply modulator with 8% efficiency improvement for 20MHz LTE Envelope Tracking RF power amplifiers A 3.4pJ FeRAM-enabled D flip-flop in 0.13µm CMOS for nonvolatile processing in digital systems Razor-lite: A side-channel error-detection register for timing-margin recovery in 45nm SOI CMOS Self-super-cutoff power gating with state retention on a 0.3V 0.29fJ/cycle/gate 32b RISC core in 0.13µm CMOS A fully intraocular 0.0169mm2/pixel 512-channel self-calibrating epiretinal prosthesis in 65nm CMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1