第三部分概述:数字处理器

Thomas Burd, James Myers, Byeong-Gyu Nam
{"title":"第三部分概述:数字处理器","authors":"Thomas Burd, James Myers, Byeong-Gyu Nam","doi":"10.1109/ISSCC.2017.7870254","DOIUrl":null,"url":null,"abstract":"Digital processors continue to diversify in scope, utilizing a variety of process technologies, application-specific architectures, power management techniques, and heterogeneous processors integrated on a single die. The first two papers cover next-generation high-performance POWER and x86 CPUs, followed by ISSCC's first high-density FPGA. Next comes the first highly integrated power-optimized mobile SOC in 10nm, an automotive microcontroller and a MIMO baseband chip. The final paper is a vision processor for autonomous drones.","PeriodicalId":6511,"journal":{"name":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"277 1","pages":"48-49"},"PeriodicalIF":0.0000,"publicationDate":"2017-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Session 3 overview: Digital processors\",\"authors\":\"Thomas Burd, James Myers, Byeong-Gyu Nam\",\"doi\":\"10.1109/ISSCC.2017.7870254\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Digital processors continue to diversify in scope, utilizing a variety of process technologies, application-specific architectures, power management techniques, and heterogeneous processors integrated on a single die. The first two papers cover next-generation high-performance POWER and x86 CPUs, followed by ISSCC's first high-density FPGA. Next comes the first highly integrated power-optimized mobile SOC in 10nm, an automotive microcontroller and a MIMO baseband chip. The final paper is a vision processor for autonomous drones.\",\"PeriodicalId\":6511,\"journal\":{\"name\":\"2016 IEEE International Solid-State Circuits Conference (ISSCC)\",\"volume\":\"277 1\",\"pages\":\"48-49\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-02-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE International Solid-State Circuits Conference (ISSCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.2017.7870254\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2017.7870254","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

数字处理器的范围继续多样化,利用各种工艺技术、特定应用架构、电源管理技术和集成在单个芯片上的异构处理器。前两篇论文涵盖了下一代高性能POWER和x86 cpu,其次是ISSCC的第一个高密度FPGA。接下来是第一个高度集成的10nm功率优化移动SOC,一个汽车微控制器和一个MIMO基带芯片。最后一篇论文是自主无人机的视觉处理器。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Session 3 overview: Digital processors
Digital processors continue to diversify in scope, utilizing a variety of process technologies, application-specific architectures, power management techniques, and heterogeneous processors integrated on a single die. The first two papers cover next-generation high-performance POWER and x86 CPUs, followed by ISSCC's first high-density FPGA. Next comes the first highly integrated power-optimized mobile SOC in 10nm, an automotive microcontroller and a MIMO baseband chip. The final paper is a vision processor for autonomous drones.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Foreword: Building on 70 Years of Innovation in Solid-State Circuit Design A 45.8dB-SNR 120fps 100pF-Load Self-Capacitance Touch-Screen Controller with Enhanced In-Band Common Noise Immunity Using Noise Antenna Reference Catalyzing the Impossible: Silicon, Software, and Smarts for the SysMoore Era A 210×340×50µm Integrated CMOS System f0r Micro-Robots with Energy Harvesting, Sensing, Processing, Communication and Actuation Session 25 Overview: DRAM Memory Subcommittee
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1