TrustFlow:支持数据流完整性的可信内存

C. Bresch, D. Hély, Stéphanie Chollet, I. Parissis
{"title":"TrustFlow:支持数据流完整性的可信内存","authors":"C. Bresch, D. Hély, Stéphanie Chollet, I. Parissis","doi":"10.1109/ISVLSI.2019.00063","DOIUrl":null,"url":null,"abstract":"With the emergence of Internet of Things (IoT), embedded computing cores tend to be increasingly used to handle critical applications. In order to avoid faulty scenarios on these devices, there is a need to provide extra hardware support against memory corruption bug exploits. To address this issue, the presented paper provides a new efficient fine-grained data flow integrity mechanism based on a translation lookaside buffer. The concept is validated by extending the RISC-V instruction set and implementing it on a Digilent Xilinx Arty-35T board. The obtained results show that the contribution extends few features in the processor pipeline, the compiler and does not induce any software overhead at run-time.","PeriodicalId":6703,"journal":{"name":"2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","volume":"19 1","pages":"308-313"},"PeriodicalIF":0.0000,"publicationDate":"2019-07-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"TrustFlow: A Trusted Memory Support for Data Flow Integrity\",\"authors\":\"C. Bresch, D. Hély, Stéphanie Chollet, I. Parissis\",\"doi\":\"10.1109/ISVLSI.2019.00063\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"With the emergence of Internet of Things (IoT), embedded computing cores tend to be increasingly used to handle critical applications. In order to avoid faulty scenarios on these devices, there is a need to provide extra hardware support against memory corruption bug exploits. To address this issue, the presented paper provides a new efficient fine-grained data flow integrity mechanism based on a translation lookaside buffer. The concept is validated by extending the RISC-V instruction set and implementing it on a Digilent Xilinx Arty-35T board. The obtained results show that the contribution extends few features in the processor pipeline, the compiler and does not induce any software overhead at run-time.\",\"PeriodicalId\":6703,\"journal\":{\"name\":\"2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)\",\"volume\":\"19 1\",\"pages\":\"308-313\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-07-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISVLSI.2019.00063\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISVLSI.2019.00063","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

随着物联网(IoT)的出现,嵌入式计算核心越来越多地用于处理关键应用。为了避免在这些设备上出现错误情况,需要提供额外的硬件支持,以防止内存损坏漏洞的利用。为了解决这一问题,本文提出了一种基于翻译暂置缓冲区的高效细粒度数据流完整性机制。该概念通过扩展RISC-V指令集并在Digilent Xilinx Arty-35T板上实现来验证。得到的结果表明,该贡献扩展了处理器管道和编译器的一些特性,并且在运行时不会引起任何软件开销。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
TrustFlow: A Trusted Memory Support for Data Flow Integrity
With the emergence of Internet of Things (IoT), embedded computing cores tend to be increasingly used to handle critical applications. In order to avoid faulty scenarios on these devices, there is a need to provide extra hardware support against memory corruption bug exploits. To address this issue, the presented paper provides a new efficient fine-grained data flow integrity mechanism based on a translation lookaside buffer. The concept is validated by extending the RISC-V instruction set and implementing it on a Digilent Xilinx Arty-35T board. The obtained results show that the contribution extends few features in the processor pipeline, the compiler and does not induce any software overhead at run-time.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Ferroelectric FET Based TCAM Designs for Energy Efficient Computing Evaluation of Compilers Effects on OpenMP Soft Error Resiliency Towards Efficient Compact Network Training on Edge-Devices PageCmp: Bandwidth Efficient Page Deduplication through In-memory Page Comparison Improving Logic Optimization in Sequential Circuits using Majority-inverter Graphs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1