大脑启发技术:走向会思考的芯片?

B. D. Salvo
{"title":"大脑启发技术:走向会思考的芯片?","authors":"B. D. Salvo","doi":"10.1109/ISSCC.2018.8310165","DOIUrl":null,"url":null,"abstract":"The advent of the Internet-of-Things has introduced a new paradigm that supports a decentralized and hierarchical communication architecture, where a great deal of analytics processing occurs at the edge and at the end-devices instead of in the Cloud. To map the embedded-systems requirements, we present a holistic research approach to the development of low-power architectures inspired by the human brain, where process development and integration, circuit design, system architecture, and learning algorithms are simultaneously optimized. This paper is organized as follows: We begin with a survey of recent research on the human brain and a historical perspective of cognitive neuroscience. Then, artificial intelligence is introduced, and the challenges of Deep Learning systems (in terms of power requirements) are addressed. The key reasons to distribute intelligence over the whole network are discussed. To emphasize the need for low-power solutions, a quantitative benchmark of existing specialized edge platforms that can execute machine-learning algorithms on conventional embedded hardware is presented. The primary focus of this paper will be on the implementation of optimized neuromorphic hardware as a highly promising solution for future ultra-low-power cognitive systems. We show that emerging technologies (such as advanced CMOS, 3D technologies, emerging resistive memories, and Silicon photonics), coupled with novel brain-inspired paradigms, such as spike-coding and spike-time-dependent-plasticity, have extraordinary potential to provide intelligent features in hardware, approaching the way knowledge is created and processed in the human brain. Finally, we conclude with our vision of the enabled future disruptive applications and a discussion of the main challenges which should be tackled to exploit the full potential of brain-inspired technologies.","PeriodicalId":6511,"journal":{"name":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"57 1","pages":"12-18"},"PeriodicalIF":0.0000,"publicationDate":"2018-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"19","resultStr":"{\"title\":\"Brain-Inspired technologies: Towards chips that think?\",\"authors\":\"B. D. Salvo\",\"doi\":\"10.1109/ISSCC.2018.8310165\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The advent of the Internet-of-Things has introduced a new paradigm that supports a decentralized and hierarchical communication architecture, where a great deal of analytics processing occurs at the edge and at the end-devices instead of in the Cloud. To map the embedded-systems requirements, we present a holistic research approach to the development of low-power architectures inspired by the human brain, where process development and integration, circuit design, system architecture, and learning algorithms are simultaneously optimized. This paper is organized as follows: We begin with a survey of recent research on the human brain and a historical perspective of cognitive neuroscience. Then, artificial intelligence is introduced, and the challenges of Deep Learning systems (in terms of power requirements) are addressed. The key reasons to distribute intelligence over the whole network are discussed. To emphasize the need for low-power solutions, a quantitative benchmark of existing specialized edge platforms that can execute machine-learning algorithms on conventional embedded hardware is presented. The primary focus of this paper will be on the implementation of optimized neuromorphic hardware as a highly promising solution for future ultra-low-power cognitive systems. We show that emerging technologies (such as advanced CMOS, 3D technologies, emerging resistive memories, and Silicon photonics), coupled with novel brain-inspired paradigms, such as spike-coding and spike-time-dependent-plasticity, have extraordinary potential to provide intelligent features in hardware, approaching the way knowledge is created and processed in the human brain. Finally, we conclude with our vision of the enabled future disruptive applications and a discussion of the main challenges which should be tackled to exploit the full potential of brain-inspired technologies.\",\"PeriodicalId\":6511,\"journal\":{\"name\":\"2016 IEEE International Solid-State Circuits Conference (ISSCC)\",\"volume\":\"57 1\",\"pages\":\"12-18\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-02-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"19\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE International Solid-State Circuits Conference (ISSCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.2018.8310165\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2018.8310165","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 19

摘要

物联网的出现引入了一种新的范例,它支持分散和分层的通信架构,其中大量的分析处理发生在边缘和终端设备上,而不是在云中。为了映射嵌入式系统需求,我们提出了一种受人脑启发的低功耗架构开发的整体研究方法,其中过程开发和集成,电路设计,系统架构和学习算法同时优化。本文的组织如下:我们首先概述了人类大脑的最新研究和认知神经科学的历史观点。然后,介绍了人工智能,并解决了深度学习系统的挑战(在功率要求方面)。讨论了在全网范围内分布智能的关键原因。为了强调对低功耗解决方案的需求,提出了可以在传统嵌入式硬件上执行机器学习算法的现有专用边缘平台的定量基准。本文的主要重点将放在优化的神经形态硬件的实现上,作为未来超低功耗认知系统的一个非常有前途的解决方案。我们展示了新兴技术(如先进的CMOS, 3D技术,新兴的电阻式存储器和硅光子学),加上新的大脑启发范例,如尖峰编码和尖峰时间依赖的可塑性,具有非凡的潜力,可以在硬件中提供智能功能,接近人类大脑中创造和处理知识的方式。最后,我们总结了我们对未来颠覆性应用的愿景,并讨论了应该解决的主要挑战,以充分利用大脑启发技术的潜力。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Brain-Inspired technologies: Towards chips that think?
The advent of the Internet-of-Things has introduced a new paradigm that supports a decentralized and hierarchical communication architecture, where a great deal of analytics processing occurs at the edge and at the end-devices instead of in the Cloud. To map the embedded-systems requirements, we present a holistic research approach to the development of low-power architectures inspired by the human brain, where process development and integration, circuit design, system architecture, and learning algorithms are simultaneously optimized. This paper is organized as follows: We begin with a survey of recent research on the human brain and a historical perspective of cognitive neuroscience. Then, artificial intelligence is introduced, and the challenges of Deep Learning systems (in terms of power requirements) are addressed. The key reasons to distribute intelligence over the whole network are discussed. To emphasize the need for low-power solutions, a quantitative benchmark of existing specialized edge platforms that can execute machine-learning algorithms on conventional embedded hardware is presented. The primary focus of this paper will be on the implementation of optimized neuromorphic hardware as a highly promising solution for future ultra-low-power cognitive systems. We show that emerging technologies (such as advanced CMOS, 3D technologies, emerging resistive memories, and Silicon photonics), coupled with novel brain-inspired paradigms, such as spike-coding and spike-time-dependent-plasticity, have extraordinary potential to provide intelligent features in hardware, approaching the way knowledge is created and processed in the human brain. Finally, we conclude with our vision of the enabled future disruptive applications and a discussion of the main challenges which should be tackled to exploit the full potential of brain-inspired technologies.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Foreword: Building on 70 Years of Innovation in Solid-State Circuit Design A 45.8dB-SNR 120fps 100pF-Load Self-Capacitance Touch-Screen Controller with Enhanced In-Band Common Noise Immunity Using Noise Antenna Reference Catalyzing the Impossible: Silicon, Software, and Smarts for the SysMoore Era A 210×340×50µm Integrated CMOS System f0r Micro-Robots with Energy Harvesting, Sensing, Processing, Communication and Actuation Session 25 Overview: DRAM Memory Subcommittee
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1