采用32nm SOI CMOS的具有基频压控振荡器的210GHz完全集成差分收发器

Z. Wang, Pei-Yuan Chiang, Peyman Nazari, Chun-Cheng Wang, Zhiming Chen, P. Heydari
{"title":"采用32nm SOI CMOS的具有基频压控振荡器的210GHz完全集成差分收发器","authors":"Z. Wang, Pei-Yuan Chiang, Peyman Nazari, Chun-Cheng Wang, Zhiming Chen, P. Heydari","doi":"10.1109/ISSCC.2013.6487670","DOIUrl":null,"url":null,"abstract":"The vastly under-utilized spectrum in the sub-THz frequency range enables disruptive applications including 10Gb/s chip-to-chip wireless communications and imaging/spectroscopy. Owing to aggressive scaling in feature size and device fT/fmax, nanoscale CMOS technology potentially enables integration of sophisticated systems at this frequency range. For example, CMOS sub-THz signal sources and TRXs have been reported [1-4], employing techniques such as distributed active radiator (DAR) and super-harmonic signal generator. The lack of RF amplification in CMOS sub-THz TRXs reported in prior work, however, results in low efficiency (and thus higher power dissipation), and high noise-figure (NF). This paper addresses these issues by demonstrating a 210GHz TRX with on-off-keying (OOK) modulation incorporating a 2×2 TX antenna array, a 2×2 spatial combining power amplifier (PA), a fundamental frequency VCO, and a low noise amplifier (LNA) in a 32nm SOI CMOS process (fT/fmax=250/350GHz).","PeriodicalId":6378,"journal":{"name":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers","volume":"195 1","pages":"136-137"},"PeriodicalIF":0.0000,"publicationDate":"2013-03-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"47","resultStr":"{\"title\":\"A 210GHz fully integrated differential transceiver with fundamental-frequency VCO in 32nm SOI CMOS\",\"authors\":\"Z. Wang, Pei-Yuan Chiang, Peyman Nazari, Chun-Cheng Wang, Zhiming Chen, P. Heydari\",\"doi\":\"10.1109/ISSCC.2013.6487670\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The vastly under-utilized spectrum in the sub-THz frequency range enables disruptive applications including 10Gb/s chip-to-chip wireless communications and imaging/spectroscopy. Owing to aggressive scaling in feature size and device fT/fmax, nanoscale CMOS technology potentially enables integration of sophisticated systems at this frequency range. For example, CMOS sub-THz signal sources and TRXs have been reported [1-4], employing techniques such as distributed active radiator (DAR) and super-harmonic signal generator. The lack of RF amplification in CMOS sub-THz TRXs reported in prior work, however, results in low efficiency (and thus higher power dissipation), and high noise-figure (NF). This paper addresses these issues by demonstrating a 210GHz TRX with on-off-keying (OOK) modulation incorporating a 2×2 TX antenna array, a 2×2 spatial combining power amplifier (PA), a fundamental frequency VCO, and a low noise amplifier (LNA) in a 32nm SOI CMOS process (fT/fmax=250/350GHz).\",\"PeriodicalId\":6378,\"journal\":{\"name\":\"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers\",\"volume\":\"195 1\",\"pages\":\"136-137\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-03-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"47\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.2013.6487670\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2013.6487670","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 47

摘要

亚太赫兹频率范围内未充分利用的频谱可以实现颠覆性应用,包括10Gb/s芯片对芯片无线通信和成像/光谱。由于特征尺寸和器件fT/fmax的积极缩放,纳米级CMOS技术有可能在该频率范围内集成复杂的系统。例如,已经报道了CMOS亚太赫兹信号源和trx[1-4],它们采用了分布式有源辐射器(DAR)和超谐波信号发生器等技术。然而,在先前的工作中报道的CMOS亚太赫兹trx缺乏RF放大,导致效率低(因此更高的功耗)和高噪声系数(NF)。本文通过在32nm SOI CMOS工艺(fT/fmax=250/350GHz)中演示具有开关键控(OOK)调制的210GHz TRX,该调制包含2×2 TX天线阵列、2×2空间组合功率放大器(PA)、基频VCO和低噪声放大器(LNA)。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 210GHz fully integrated differential transceiver with fundamental-frequency VCO in 32nm SOI CMOS
The vastly under-utilized spectrum in the sub-THz frequency range enables disruptive applications including 10Gb/s chip-to-chip wireless communications and imaging/spectroscopy. Owing to aggressive scaling in feature size and device fT/fmax, nanoscale CMOS technology potentially enables integration of sophisticated systems at this frequency range. For example, CMOS sub-THz signal sources and TRXs have been reported [1-4], employing techniques such as distributed active radiator (DAR) and super-harmonic signal generator. The lack of RF amplification in CMOS sub-THz TRXs reported in prior work, however, results in low efficiency (and thus higher power dissipation), and high noise-figure (NF). This paper addresses these issues by demonstrating a 210GHz TRX with on-off-keying (OOK) modulation incorporating a 2×2 TX antenna array, a 2×2 spatial combining power amplifier (PA), a fundamental frequency VCO, and a low noise amplifier (LNA) in a 32nm SOI CMOS process (fT/fmax=250/350GHz).
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A CMOS dual-switching power-supply modulator with 8% efficiency improvement for 20MHz LTE Envelope Tracking RF power amplifiers A 3.4pJ FeRAM-enabled D flip-flop in 0.13µm CMOS for nonvolatile processing in digital systems Razor-lite: A side-channel error-detection register for timing-margin recovery in 45nm SOI CMOS Self-super-cutoff power gating with state retention on a 0.3V 0.29fJ/cycle/gate 32b RISC core in 0.13µm CMOS A fully intraocular 0.0169mm2/pixel 512-channel self-calibrating epiretinal prosthesis in 65nm CMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1