模拟覆盖晶圆自动清洗(CWAC)以消除首晶圆效应及改善制程能力

Kunal Raghuwansi, John Leclair, D. Zhernokletov
{"title":"模拟覆盖晶圆自动清洗(CWAC)以消除首晶圆效应及改善制程能力","authors":"Kunal Raghuwansi, John Leclair, D. Zhernokletov","doi":"10.1109/ASMC49169.2020.9185362","DOIUrl":null,"url":null,"abstract":"Variations in etch rates during plasma etching can occur due to differences in the conditioning of the inside surfaces of a plasma reactor. Passivation of the surfaces of the reactor wall by plasma generated species can change the composition of the radicals in plasma and ion fluxes (J) to the wafer and thereby cause variations in etch processes on a wafer-to-wafer basis. Furthermore, ion bombardment of the walls during plasma-on will influence the processes through activation of surface sites. In order to maintain a clean reactor condition, a dry clean method called Wafer-less Auto Clean (WAC) is introduced to clean out any by-products that are re-deposited on the surfaces to achieve steady particle performance during full MTBC (mean time between clean). However, this dry cleaning method can change the condition of the reactor and can cause wafer-towafer process variation. To mitigate process drifts at gate hard mask layer, an innovative method of seasoning etch reactors using simulated covered wafer-less auto clean (S-CWAC) was tested and implemented. The highest variation seen on the 1st wafer to process was reduced by running S-CWAC prior to processing the wafer to pre-coat the reactor walls with films that would otherwise be deposited after etching the production wafer.","PeriodicalId":6771,"journal":{"name":"2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","volume":"45 1","pages":"1-5"},"PeriodicalIF":0.0000,"publicationDate":"2020-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Simulated Covered Wafer Auto Clean (CWAC) to Eliminate First Wafer Effect and Improve Process Capability\",\"authors\":\"Kunal Raghuwansi, John Leclair, D. Zhernokletov\",\"doi\":\"10.1109/ASMC49169.2020.9185362\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Variations in etch rates during plasma etching can occur due to differences in the conditioning of the inside surfaces of a plasma reactor. Passivation of the surfaces of the reactor wall by plasma generated species can change the composition of the radicals in plasma and ion fluxes (J) to the wafer and thereby cause variations in etch processes on a wafer-to-wafer basis. Furthermore, ion bombardment of the walls during plasma-on will influence the processes through activation of surface sites. In order to maintain a clean reactor condition, a dry clean method called Wafer-less Auto Clean (WAC) is introduced to clean out any by-products that are re-deposited on the surfaces to achieve steady particle performance during full MTBC (mean time between clean). However, this dry cleaning method can change the condition of the reactor and can cause wafer-towafer process variation. To mitigate process drifts at gate hard mask layer, an innovative method of seasoning etch reactors using simulated covered wafer-less auto clean (S-CWAC) was tested and implemented. The highest variation seen on the 1st wafer to process was reduced by running S-CWAC prior to processing the wafer to pre-coat the reactor walls with films that would otherwise be deposited after etching the production wafer.\",\"PeriodicalId\":6771,\"journal\":{\"name\":\"2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)\",\"volume\":\"45 1\",\"pages\":\"1-5\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASMC49169.2020.9185362\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 31st Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASMC49169.2020.9185362","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

在等离子体蚀刻过程中,由于等离子体反应器内表面条件的不同,可能会发生蚀刻速率的变化。等离子体产生的物质对反应器壁表面的钝化可以改变等离子体中自由基的组成和离子对晶圆的通量(J),从而导致晶圆之间蚀刻过程的变化。此外,离子轰击壁在等离子体上将影响通过激活表面位置的过程。为了保持干净的反应器条件,引入了一种称为无晶圆自动清洁(WAC)的干燥清洁方法,以清除任何重新沉积在表面上的副产物,以在完全MTBC(平均清洁间隔时间)期间实现稳定的颗粒性能。然而,这种干洗方法会改变反应器的状况,并可能导致晶圆-塔工艺的变化。为了减轻栅极硬掩膜层的工艺漂移,测试并实现了一种基于模拟无片覆盖自动清洗(S-CWAC)的腐蚀反应器调味方法。在处理晶圆之前,通过运行S-CWAC,在反应器壁上预涂上薄膜,从而减少了在第一个晶圆上看到的最高变化,否则在蚀刻生产晶圆后会沉积。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Simulated Covered Wafer Auto Clean (CWAC) to Eliminate First Wafer Effect and Improve Process Capability
Variations in etch rates during plasma etching can occur due to differences in the conditioning of the inside surfaces of a plasma reactor. Passivation of the surfaces of the reactor wall by plasma generated species can change the composition of the radicals in plasma and ion fluxes (J) to the wafer and thereby cause variations in etch processes on a wafer-to-wafer basis. Furthermore, ion bombardment of the walls during plasma-on will influence the processes through activation of surface sites. In order to maintain a clean reactor condition, a dry clean method called Wafer-less Auto Clean (WAC) is introduced to clean out any by-products that are re-deposited on the surfaces to achieve steady particle performance during full MTBC (mean time between clean). However, this dry cleaning method can change the condition of the reactor and can cause wafer-towafer process variation. To mitigate process drifts at gate hard mask layer, an innovative method of seasoning etch reactors using simulated covered wafer-less auto clean (S-CWAC) was tested and implemented. The highest variation seen on the 1st wafer to process was reduced by running S-CWAC prior to processing the wafer to pre-coat the reactor walls with films that would otherwise be deposited after etching the production wafer.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Systematic Missing Pattern Defects Introduced by Topcoat Change at PC Lithography: A Case Study in the Tandem Usage of Inspection Methods Computational Process Control Compatible Dimensional Metrology Tool: Through-focus Scanning Optical Microscopy Characterization of Sub-micron Metal Line Arrays Using Picosecond Ultrasonics An Artificial Neural Network Based Algorithm For Real Time Dispatching Decisions A Framework for Semi-Automated Fault Detection Configuration with Automated Feature Extraction and Limits Setting
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1