多用途快速3D包装工艺

Zhao Yongrui, Ma Hongbo, Bi Minglu, Huang Zhanwu, Jia Jun, Lai Xin-quan
{"title":"多用途快速3D包装工艺","authors":"Zhao Yongrui, Ma Hongbo, Bi Minglu, Huang Zhanwu, Jia Jun, Lai Xin-quan","doi":"10.1109/ISAPM.2011.6105718","DOIUrl":null,"url":null,"abstract":"A novel small-sized chip circuit auxiliary layer (SCCAL) multipurpose 3D package process in order to solve the problem of shortages in flexibility and diversity of the traditional through-silicon via (TSV) process is presented in this paper. It meets the requirement of large amount of silicon dies which need connecting together by TSV technology but were designed respectively that wafers were processed without via holes drilling. This process involves a small-sized chip circuit auxiliary layer which is used as a carrying base and connecting auxiliary layer. Also, an improved TSV technology is involved that via holes could be produced through the PADs in the silicon dies. It is verified that, the whole process time of 3D packaging process is shortened drastically and the flexibility of the 3D packaging is greatly improved.","PeriodicalId":6440,"journal":{"name":"2011 International Symposium on Advanced Packaging Materials (APM)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2011-12-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Multipurpose quick 3D packaging process\",\"authors\":\"Zhao Yongrui, Ma Hongbo, Bi Minglu, Huang Zhanwu, Jia Jun, Lai Xin-quan\",\"doi\":\"10.1109/ISAPM.2011.6105718\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A novel small-sized chip circuit auxiliary layer (SCCAL) multipurpose 3D package process in order to solve the problem of shortages in flexibility and diversity of the traditional through-silicon via (TSV) process is presented in this paper. It meets the requirement of large amount of silicon dies which need connecting together by TSV technology but were designed respectively that wafers were processed without via holes drilling. This process involves a small-sized chip circuit auxiliary layer which is used as a carrying base and connecting auxiliary layer. Also, an improved TSV technology is involved that via holes could be produced through the PADs in the silicon dies. It is verified that, the whole process time of 3D packaging process is shortened drastically and the flexibility of the 3D packaging is greatly improved.\",\"PeriodicalId\":6440,\"journal\":{\"name\":\"2011 International Symposium on Advanced Packaging Materials (APM)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-12-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 International Symposium on Advanced Packaging Materials (APM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISAPM.2011.6105718\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 International Symposium on Advanced Packaging Materials (APM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISAPM.2011.6105718","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

针对传统的通硅孔(TSV)封装工艺在灵活性和多样性上的不足,提出了一种新颖的小尺寸芯片电路辅助层(SCCAL)多用途3D封装工艺。满足了采用TSV技术进行大量硅模连接而又各自设计的硅片加工不打过孔的要求。该工艺涉及一种小型芯片电路辅助层,该辅助层用作承载底座和连接辅助层。此外,本文还提出了一种改进的TSV技术,可以通过硅模中的pad产生通孔。实践证明,三维包装过程的全过程时间大大缩短,三维包装的灵活性大大提高。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Multipurpose quick 3D packaging process
A novel small-sized chip circuit auxiliary layer (SCCAL) multipurpose 3D package process in order to solve the problem of shortages in flexibility and diversity of the traditional through-silicon via (TSV) process is presented in this paper. It meets the requirement of large amount of silicon dies which need connecting together by TSV technology but were designed respectively that wafers were processed without via holes drilling. This process involves a small-sized chip circuit auxiliary layer which is used as a carrying base and connecting auxiliary layer. Also, an improved TSV technology is involved that via holes could be produced through the PADs in the silicon dies. It is verified that, the whole process time of 3D packaging process is shortened drastically and the flexibility of the 3D packaging is greatly improved.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Investigation of BGA crack issue in normal production line Characterization of Al/Cu/W bond pad micro-corrosion Magneto-electric effect of KNN-Ni composites Effect of hygro-thermo-mechanical stress on reliability of stacked die package A study of solder joint degradation and detection using RF impedance analysis
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1