利用MXenes作为浮栅的溶液处理突触晶体管

T. Zhao, Chun Zhao, Yina Liu, Li Yang, I. Mitrovic, E. G. Lim, Cezhou Zhao
{"title":"利用MXenes作为浮栅的溶液处理突触晶体管","authors":"T. Zhao, Chun Zhao, Yina Liu, Li Yang, I. Mitrovic, E. G. Lim, Cezhou Zhao","doi":"10.1109/ICICDT51558.2021.9626497","DOIUrl":null,"url":null,"abstract":"The synaptic transistors with MXenes as floating gate and titania (TiO2) as tunneling layer are prepared by a low-cost facile solution process. The devices exhibit typical synaptic behaviors of potentiation and depression by the gate voltage pulses. Moreover, through neuromorphic computing simulation, the transistors in this work show excellent recognition rate in the modified national institute of standards and technology (MNIST) database after 12,000 training states.","PeriodicalId":6737,"journal":{"name":"2021 International Conference on IC Design and Technology (ICICDT)","volume":"5 1","pages":"1-4"},"PeriodicalIF":0.0000,"publicationDate":"2021-09-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Solution-processed Synaptic Transistors Utilizing MXenes as Floating Gate\",\"authors\":\"T. Zhao, Chun Zhao, Yina Liu, Li Yang, I. Mitrovic, E. G. Lim, Cezhou Zhao\",\"doi\":\"10.1109/ICICDT51558.2021.9626497\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The synaptic transistors with MXenes as floating gate and titania (TiO2) as tunneling layer are prepared by a low-cost facile solution process. The devices exhibit typical synaptic behaviors of potentiation and depression by the gate voltage pulses. Moreover, through neuromorphic computing simulation, the transistors in this work show excellent recognition rate in the modified national institute of standards and technology (MNIST) database after 12,000 training states.\",\"PeriodicalId\":6737,\"journal\":{\"name\":\"2021 International Conference on IC Design and Technology (ICICDT)\",\"volume\":\"5 1\",\"pages\":\"1-4\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-09-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 International Conference on IC Design and Technology (ICICDT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICICDT51558.2021.9626497\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 International Conference on IC Design and Technology (ICICDT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICDT51558.2021.9626497","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

采用低成本的易溶工艺制备了以MXenes为浮栅、二氧化钛(TiO2)为隧道层的突触晶体管。该装置在栅电压脉冲作用下表现出典型的突触增强和抑制行为。此外,通过神经形态计算仿真,该晶体管在经过12000个训练状态后,在修改后的美国国家标准与技术研究院(MNIST)数据库中显示出优异的识别率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Solution-processed Synaptic Transistors Utilizing MXenes as Floating Gate
The synaptic transistors with MXenes as floating gate and titania (TiO2) as tunneling layer are prepared by a low-cost facile solution process. The devices exhibit typical synaptic behaviors of potentiation and depression by the gate voltage pulses. Moreover, through neuromorphic computing simulation, the transistors in this work show excellent recognition rate in the modified national institute of standards and technology (MNIST) database after 12,000 training states.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Device engineering guidelines for performance boost in IGZO front gated TFTs based on defect control Design process interactions in shallow trench isolation chemical mechanical planarization for layout diversification and design optimization Approaches for Optimizing Near Infrared Si Photodetectors Based on Internal Photoemission Deterministic Tagging Technology for Device Authentication Robust Training of Optical Neural Network with Practical Errors using Genetic Algorithm: A Case Study in Silicon-on-Insulator-Based Photonic Integrated Chips
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1