LOW-POWER DYNAMIC COMPARATOR WITH HIGH PRECISION FOR SAR ADC

In this work, low-power dynamic comparator is presented with auto-zeroing for successive approximation register (SAR) analogue-to-digital converter (ADC). The comparator designed with DTMOS technique operates in sub-threshold region. The designed circuit consumes low power with high gain.  The dynamic range of the comparator is increased with a new biasing technique for DTMOS transistors. The core design consumes 6.01µW power and overall design consumes 17.06µW. The design is realized with two supply ranging from 600mV (core design) to 1.8V (biasing circuit). The comparator has been simulated with 0.18µm TSMC process in Cadence environment.