一种新的Mosfet栅极氧化物电容校准结构

Han Xiaojing
{"title":"一种新的Mosfet栅极氧化物电容校准结构","authors":"Han Xiaojing","doi":"10.1109/CSTIC49141.2020.9282602","DOIUrl":null,"url":null,"abstract":"This paper introduces a new kind of calibration structure for MOSFET gate oxide capacitance. This new calibration structure is used to remove the parasitic interconnect capacitance from the gate oxide capacitor when calculate the gate oxide capacitance. By processing measured data of gate oxide capacitance and this new capacitance calibration structure, we can get the value of gate oxide capacitance more accurately, which provides a more accurate guarantee for SPICE model and circuit design.","PeriodicalId":6848,"journal":{"name":"2020 China Semiconductor Technology International Conference (CSTIC)","volume":"22 1","pages":"1-3"},"PeriodicalIF":0.0000,"publicationDate":"2020-06-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"One New Calibration Structure of Mosfet Gate Oxide Capacitor\",\"authors\":\"Han Xiaojing\",\"doi\":\"10.1109/CSTIC49141.2020.9282602\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper introduces a new kind of calibration structure for MOSFET gate oxide capacitance. This new calibration structure is used to remove the parasitic interconnect capacitance from the gate oxide capacitor when calculate the gate oxide capacitance. By processing measured data of gate oxide capacitance and this new capacitance calibration structure, we can get the value of gate oxide capacitance more accurately, which provides a more accurate guarantee for SPICE model and circuit design.\",\"PeriodicalId\":6848,\"journal\":{\"name\":\"2020 China Semiconductor Technology International Conference (CSTIC)\",\"volume\":\"22 1\",\"pages\":\"1-3\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-06-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 China Semiconductor Technology International Conference (CSTIC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CSTIC49141.2020.9282602\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 China Semiconductor Technology International Conference (CSTIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CSTIC49141.2020.9282602","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文介绍了一种新型的MOSFET栅极氧化物电容校准结构。在计算栅氧化电容时,采用这种新的校准结构消除了栅氧化电容的寄生互连电容。通过处理栅极氧化电容的测量数据和这种新的电容校准结构,我们可以更准确地得到栅极氧化电容的值,为SPICE模型和电路设计提供更准确的保证。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
One New Calibration Structure of Mosfet Gate Oxide Capacitor
This paper introduces a new kind of calibration structure for MOSFET gate oxide capacitance. This new calibration structure is used to remove the parasitic interconnect capacitance from the gate oxide capacitor when calculate the gate oxide capacitance. By processing measured data of gate oxide capacitance and this new capacitance calibration structure, we can get the value of gate oxide capacitance more accurately, which provides a more accurate guarantee for SPICE model and circuit design.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Effect of Bonded Ball Shape on Gold Wire Bonding Quality Based on ANSYS/LS-DYNA Simulation Optimization on Deposition of Aluminum Nitride by Pulsed Direct Current Reactive Magnetron Sputtering A Novel Vertical Closed-Loop Control Method for High Generation TFT Lithography Machine Surface Smoothing and Roughening Effects of High-K Dielectric Materials Deposited by Atomic Layer Deposition and Their Significance for MIM Capacitors Used in Dram Technology Part II A Simulation Study for Typical Design Rule Patterns and Stochastic Printing Failures in a 5 nm Logic Process with EUV Lithography
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1