时间触发式以太网高精度时钟同步的晶振频率补偿技术

Haiying Yuan, Kai Zhang, Tong Zheng, Yichen Wang
{"title":"时间触发式以太网高精度时钟同步的晶振频率补偿技术","authors":"Haiying Yuan, Kai Zhang, Tong Zheng, Yichen Wang","doi":"10.1109/CSTIC49141.2020.9282586","DOIUrl":null,"url":null,"abstract":"Temperature change, aging and voltage fluctuation also cause clock deviation of the crystal oscillator frequency, which makes a great impact on the real-time communication and network stability in the distributed control system. While local clock value is periodically corrected based on SAE AS6802 clock synchronization protocol in Time- Triggered Ethernet, but a large cumulative error occurs to the calibration cycle, which reduces the clock synchronization accuracy. According to the severe influence of temperature on crystal oscillator frequency, a digital frequency calibration circuit is designed in Local_clock module ofTTEthernet nodes, and it is modeled based on the frequency error Look-Up table generated by Temperature-Frequency characteristics. The maximum clock deviation between network nodes was analyzed to verify the synchronization performance of the TTEthernet. Numerous experimental results show that proposed digital frequency calibration scheme achieves high clock synchronization accuracy.","PeriodicalId":6848,"journal":{"name":"2020 China Semiconductor Technology International Conference (CSTIC)","volume":"09 1","pages":"1-3"},"PeriodicalIF":0.0000,"publicationDate":"2020-06-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Crystal Oscillator Frequency compensation technology of High Precision Clock Synchronization for Time-triggered Ethernet\",\"authors\":\"Haiying Yuan, Kai Zhang, Tong Zheng, Yichen Wang\",\"doi\":\"10.1109/CSTIC49141.2020.9282586\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Temperature change, aging and voltage fluctuation also cause clock deviation of the crystal oscillator frequency, which makes a great impact on the real-time communication and network stability in the distributed control system. While local clock value is periodically corrected based on SAE AS6802 clock synchronization protocol in Time- Triggered Ethernet, but a large cumulative error occurs to the calibration cycle, which reduces the clock synchronization accuracy. According to the severe influence of temperature on crystal oscillator frequency, a digital frequency calibration circuit is designed in Local_clock module ofTTEthernet nodes, and it is modeled based on the frequency error Look-Up table generated by Temperature-Frequency characteristics. The maximum clock deviation between network nodes was analyzed to verify the synchronization performance of the TTEthernet. Numerous experimental results show that proposed digital frequency calibration scheme achieves high clock synchronization accuracy.\",\"PeriodicalId\":6848,\"journal\":{\"name\":\"2020 China Semiconductor Technology International Conference (CSTIC)\",\"volume\":\"09 1\",\"pages\":\"1-3\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-06-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 China Semiconductor Technology International Conference (CSTIC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CSTIC49141.2020.9282586\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 China Semiconductor Technology International Conference (CSTIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CSTIC49141.2020.9282586","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

温度变化、老化和电压波动也会引起晶体振荡器频率的时钟偏差,对集散控制系统的实时通信和网络稳定性造成很大影响。时间触发式以太网中基于SAE AS6802时钟同步协议的本地时钟值定期校正,但校正周期累积误差较大,降低了时钟同步精度。针对温度对晶体振荡器频率的严重影响,在以太网节点Local_clock模块中设计了数字频率校准电路,并基于温度-频率特性产生的频率误差查找表对其进行建模。分析了网络节点间的最大时钟偏差,验证了以太网的同步性能。大量实验结果表明,所提出的数字频率校准方案具有较高的时钟同步精度。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Crystal Oscillator Frequency compensation technology of High Precision Clock Synchronization for Time-triggered Ethernet
Temperature change, aging and voltage fluctuation also cause clock deviation of the crystal oscillator frequency, which makes a great impact on the real-time communication and network stability in the distributed control system. While local clock value is periodically corrected based on SAE AS6802 clock synchronization protocol in Time- Triggered Ethernet, but a large cumulative error occurs to the calibration cycle, which reduces the clock synchronization accuracy. According to the severe influence of temperature on crystal oscillator frequency, a digital frequency calibration circuit is designed in Local_clock module ofTTEthernet nodes, and it is modeled based on the frequency error Look-Up table generated by Temperature-Frequency characteristics. The maximum clock deviation between network nodes was analyzed to verify the synchronization performance of the TTEthernet. Numerous experimental results show that proposed digital frequency calibration scheme achieves high clock synchronization accuracy.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Effect of Bonded Ball Shape on Gold Wire Bonding Quality Based on ANSYS/LS-DYNA Simulation Optimization on Deposition of Aluminum Nitride by Pulsed Direct Current Reactive Magnetron Sputtering A Novel Vertical Closed-Loop Control Method for High Generation TFT Lithography Machine Surface Smoothing and Roughening Effects of High-K Dielectric Materials Deposited by Atomic Layer Deposition and Their Significance for MIM Capacitors Used in Dram Technology Part II A Simulation Study for Typical Design Rule Patterns and Stochastic Printing Failures in a 5 nm Logic Process with EUV Lithography
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1