Securing a RISC-V architecture: A dynamic approach

S. Pillement, M. M. Real, J. Pottier, T. Nieddu, B. Gal, S. Faucou, Jean-Luc Béchennec, M. Briday, Sylvain Girbal, Jimmy Le Rhun, Olivier Gilles, D. G. Pérez, A. Sintzoff, J. R. Coulon
{"title":"Securing a RISC-V architecture: A dynamic approach","authors":"S. Pillement, M. M. Real, J. Pottier, T. Nieddu, B. Gal, S. Faucou, Jean-Luc Béchennec, M. Briday, Sylvain Girbal, Jimmy Le Rhun, Olivier Gilles, D. G. Pérez, A. Sintzoff, J. R. Coulon","doi":"10.23919/DATE56975.2023.10136972","DOIUrl":null,"url":null,"abstract":"The SecureV (also known as SecV) project offers an innovative, open-source hardware, secure, and high-performance processor core based on the RISC-V ISA. The originality of the approach lies in the integration of a complete solution to increase security based on dynamic code transformation, covering 4 of the 5 NIST11National Institute of Standards and Technology functions of cybersecurity via monitoring (identify, detect), obfuscation (protect), and dynamic adaptation (react).","PeriodicalId":340349,"journal":{"name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","volume":"70 11","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/DATE56975.2023.10136972","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The SecureV (also known as SecV) project offers an innovative, open-source hardware, secure, and high-performance processor core based on the RISC-V ISA. The originality of the approach lies in the integration of a complete solution to increase security based on dynamic code transformation, covering 4 of the 5 NIST11National Institute of Standards and Technology functions of cybersecurity via monitoring (identify, detect), obfuscation (protect), and dynamic adaptation (react).
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
保护RISC-V架构:一种动态方法
SecureV(也称为SecV)项目提供了一种基于RISC-V ISA的创新、开源硬件、安全和高性能处理器核心。该方法的独创性在于集成了一个基于动态代码转换的完整解决方案,通过监控(识别、检测)、混淆(保护)和动态适应(反应),涵盖了nist11国家标准与技术研究院网络安全的5个功能中的4个。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Securing a RISC-V architecture: A dynamic approach Perspector: Benchmarking Benchmark Suites Fast Behavioural RTL Simulation of 10B Transistor SoC Designs with Metro-Mpi Lightspeed Binary Neural Networks using Optical Phase-Change Materials Time Series-based Driving Event Recognition for Two Wheelers
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1