Rapid In-line Process Window Characterization Using Voltage Contrast Test Structures for Advanced FinFET Technology Development

Weihong Gao, JeongHee Kim, Hsiao-Chi Peng, C. Huang, O. Patterson, yu-chi Su, Hsiang-Ting Yeh, Sean Starr-baier, Haokun Hu
{"title":"Rapid In-line Process Window Characterization Using Voltage Contrast Test Structures for Advanced FinFET Technology Development","authors":"Weihong Gao, JeongHee Kim, Hsiao-Chi Peng, C. Huang, O. Patterson, yu-chi Su, Hsiang-Ting Yeh, Sean Starr-baier, Haokun Hu","doi":"10.1109/ASMC.2019.8791785","DOIUrl":null,"url":null,"abstract":"A methodology for rapid process window characterization using families of voltage contrast (VC) test structures is described. While VC test structures have been in common use in the semiconductor industry for targeted applications for twenty years, we propose comprehensive application of VC test structures as a powerful tool for greatly accelerating semiconductor technology development. Test chips may be developed covering essentially all possible failure mechanisms. These chips include families of structures for monitoring both the critical process windows and the nominal failure rate. These structures are inspected in-line thereby providing the earliest possible feedback for split experiment evaluation, yield projection, and excursion detection. This paper reports on the application of this methodology to an advanced FinFET technology. Best methods for test structure layout, inspection setup, and binning strategy and reporting are described. Selected test structure designs and results are presented to illustrate these principles.","PeriodicalId":287541,"journal":{"name":"2019 30th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","volume":"493 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 30th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASMC.2019.8791785","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

A methodology for rapid process window characterization using families of voltage contrast (VC) test structures is described. While VC test structures have been in common use in the semiconductor industry for targeted applications for twenty years, we propose comprehensive application of VC test structures as a powerful tool for greatly accelerating semiconductor technology development. Test chips may be developed covering essentially all possible failure mechanisms. These chips include families of structures for monitoring both the critical process windows and the nominal failure rate. These structures are inspected in-line thereby providing the earliest possible feedback for split experiment evaluation, yield projection, and excursion detection. This paper reports on the application of this methodology to an advanced FinFET technology. Best methods for test structure layout, inspection setup, and binning strategy and reporting are described. Selected test structure designs and results are presented to illustrate these principles.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于电压对比测试结构的快速在线过程窗口表征用于先进FinFET技术的发展
描述了一种使用电压对比(VC)测试结构家族的快速过程窗口表征方法。虽然VC测试结构已经在半导体行业的目标应用中普遍使用了二十年,但我们建议将VC测试结构作为大大加速半导体技术发展的强大工具进行全面应用。可以开发测试芯片,基本上涵盖所有可能的故障机制。这些芯片包括用于监控关键过程窗口和名义故障率的结构系列。这些结构被在线检测,从而为分裂实验评估、产量投影和偏移检测提供最早的反馈。本文报道了该方法在先进的FinFET技术中的应用。描述了测试结构布局、检查设置、分组策略和报告的最佳方法。给出了一些试验结构的设计和结果来说明这些原理。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Fast and accurate defect classification for CMP process monitoring A Deep Learning Model for Identification of Defect Patterns in Semiconductor Wafer Map The Etching of Silicon Nitride in Phosphoric Acid with Novel Single Wafer Processor Methods for RFSOI Damascene Tungsten Contact Etching Using High-Speed Video Analysis for Defect Investigation and Process Improvement
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1