{"title":"Partitioning strategies within a distributed multilevel logic simulator including dynamic repartitioning","authors":"Negoslav Simic, H. Ortner","doi":"10.1109/EURDAC.1993.410622","DOIUrl":null,"url":null,"abstract":"Standard gate and switch level simulators are not capable of simulating accurate behavior of certain properties of BiCMOS digital circuits such as bidirectionality and charge sharing. Therefore, the parallelizing and mixing of timing level simulation and gate level simulation within a multilevel simulator would provide an effective balance between simulation speed and functional accuracy. The ability of the simulation system to change its internal partitioning during simulation time is presented. This feature is called dynamic repartitioning and improves the speedup of parallel logic simulation about 20-40% using small numbers of subsimulators.<<ETX>>","PeriodicalId":339176,"journal":{"name":"Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-09-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EURDAC.1993.410622","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1
Abstract
Standard gate and switch level simulators are not capable of simulating accurate behavior of certain properties of BiCMOS digital circuits such as bidirectionality and charge sharing. Therefore, the parallelizing and mixing of timing level simulation and gate level simulation within a multilevel simulator would provide an effective balance between simulation speed and functional accuracy. The ability of the simulation system to change its internal partitioning during simulation time is presented. This feature is called dynamic repartitioning and improves the speedup of parallel logic simulation about 20-40% using small numbers of subsimulators.<>
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
