Automated CAE tools for full custom design of bipolar analog ASICs

M. Chian, K.S. Eshbaugh, L. Sanders
{"title":"Automated CAE tools for full custom design of bipolar analog ASICs","authors":"M. Chian, K.S. Eshbaugh, L. Sanders","doi":"10.1109/ASIC.1990.186165","DOIUrl":null,"url":null,"abstract":"CAE tools for use in design of bipolar analog ICS with the analog FASTRACK design system are discussed. Two tools, device design and autogen, automatically design and lay out a full-custom transistor. The statistical analysis and modeling (SAM) tool is used to generate model parameter values for a variety of deterministic and statistical simulation modes. A tool for automated synthesis of IC macromodels (ASIM) is provided to create macro/behavioral models of analog and digital blocks for up to 100 times faster circuit-level simulation.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"41 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1990.186165","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

CAE tools for use in design of bipolar analog ICS with the analog FASTRACK design system are discussed. Two tools, device design and autogen, automatically design and lay out a full-custom transistor. The statistical analysis and modeling (SAM) tool is used to generate model parameter values for a variety of deterministic and statistical simulation modes. A tool for automated synthesis of IC macromodels (ASIM) is provided to create macro/behavioral models of analog and digital blocks for up to 100 times faster circuit-level simulation.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于双极模拟asic完全定制设计的自动化CAE工具
讨论了利用模拟FASTRACK设计系统设计双极模拟集成电路的CAE工具。两个工具,器件设计和autogen,自动设计和布局一个完全定制的晶体管。统计分析和建模(SAM)工具用于生成各种确定性和统计模拟模式的模型参数值。提供了一种用于自动合成IC宏模型(ASIM)的工具,用于创建模拟和数字块的宏/行为模型,以实现高达100倍的电路级仿真。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A development system for an SRAM-based user-reprogrammable gate array Automated CAE tools for full custom design of bipolar analog ASICs A 200 MHz 100 K ECL output buffer for CMOS ASICs Multi circular buffer controller chip for advanced ESM system Rapid prototyping, is there an educational dilemma? (ASIC design)
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1