An innovation tool-chain for synthesis and implementation of Xilinx FPGA devices

Yi Zuo, Anping He, Caihong Li, Lvying Yu
{"title":"An innovation tool-chain for synthesis and implementation of Xilinx FPGA devices","authors":"Yi Zuo, Anping He, Caihong Li, Lvying Yu","doi":"10.1109/ICAM.2017.8242152","DOIUrl":null,"url":null,"abstract":"Synthesis and implementation are two fundamental steps of the hardware design. Mountains of work in this area synthesize and implement your design from Hardware Description Language (HDL) description to the target FPGA device. We present ISE plus Customized P&R, a tool-chain converting Verilog designs into XDL that contains Xilinx FPGA implement modules. A key aspect of this tool-chain is that it both embraces the efficient optimal capacity of synthesizing commercial FPGA Design Suite and the flexible bottom control ability for the implementation of the open-source third-part software. Moreover, this tool-chain can automatically generate customized placement and routing, which provided a feasibility to synthesize and implement asynchronous FPGA designs in bulk without the manual labor.","PeriodicalId":117801,"journal":{"name":"2017 2nd IEEE International Conference on Integrated Circuits and Microsystems (ICICM)","volume":"98 3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 2nd IEEE International Conference on Integrated Circuits and Microsystems (ICICM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICAM.2017.8242152","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Synthesis and implementation are two fundamental steps of the hardware design. Mountains of work in this area synthesize and implement your design from Hardware Description Language (HDL) description to the target FPGA device. We present ISE plus Customized P&R, a tool-chain converting Verilog designs into XDL that contains Xilinx FPGA implement modules. A key aspect of this tool-chain is that it both embraces the efficient optimal capacity of synthesizing commercial FPGA Design Suite and the flexible bottom control ability for the implementation of the open-source third-part software. Moreover, this tool-chain can automatically generate customized placement and routing, which provided a feasibility to synthesize and implement asynchronous FPGA designs in bulk without the manual labor.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于合成和实现赛灵思FPGA器件的创新工具链
综合和实现是硬件设计的两个基本步骤。该领域的大量工作综合并实现了从硬件描述语言(HDL)描述到目标FPGA设备的设计。我们介绍ISE +定制P&R,一个将Verilog设计转换为包含Xilinx FPGA实现模块的XDL的工具链。该工具链的一个关键方面是它既包含了商用FPGA设计套件的高效优化能力,又包含了实现开源第三方软件的灵活的底层控制能力。此外,该工具链可以自动生成定制的布局和布线,为大批量合成和实现异步FPGA设计提供了可行性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An innovation tool-chain for synthesis and implementation of Xilinx FPGA devices Low offset current sensing circuit based on switched-capacitor A novel high performance SIMD 54-bit multiply array A new optical voltage sensor for linear measurement Temperature distribution and facet coating degradation analysis of 808 nm GaAs-based high-power laser diode bars
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1