A novel high performance SIMD 54-bit multiply array

Abstract

We present a novel SIMD multiply array for fixed-point and floating-point multiplication. To be concrete, the array supports one 54 (unsigned), one 32 or four 16 bits (signed/unsigned) operation. Based on the enhanced booth decode algorithm, the time overhead of the multiplications is reduced. The proposed intermediate result reuse strategy can reduce area overhead of the SIMD multiply array. The synthesize result shows the area can be reduced by 37% compared with the multiply without the reuse architecture.