Gate Current Peaks Due to CGD Overcharge in SiC MOSFETs Under Short-Circuit Test

Sara Kochoska, Jaume Roig Guitart, Lukas Richert, B. Vlachakis
{"title":"Gate Current Peaks Due to CGD Overcharge in SiC MOSFETs Under Short-Circuit Test","authors":"Sara Kochoska, Jaume Roig Guitart, Lukas Richert, B. Vlachakis","doi":"10.1109/ISPSD57135.2023.10147438","DOIUrl":null,"url":null,"abstract":"SiC MOSFETs experience a wide variety of electro-thermal phenomena during short-circuit (SC) test. A specific feature that is present in SiC MOSFETs is the high dynamic gate current (iG) which may have an influence on device degradation and failure. In recent SiC MOSFET technologies, the iG waveforms captured during SC testing show previously unexplained peaks. In this paper, the authors investigate the causes of these iG peaks using both experimental data and TCAD simulations, where significant effects of the CGD overcharge are observed. Moreover, an iG comparison between different 1.2 kV device designs are performed with emphasis on best iG sensing practices.","PeriodicalId":344266,"journal":{"name":"2023 35th International Symposium on Power Semiconductor Devices and ICs (ISPSD)","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-05-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 35th International Symposium on Power Semiconductor Devices and ICs (ISPSD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD57135.2023.10147438","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

SiC MOSFETs experience a wide variety of electro-thermal phenomena during short-circuit (SC) test. A specific feature that is present in SiC MOSFETs is the high dynamic gate current (iG) which may have an influence on device degradation and failure. In recent SiC MOSFET technologies, the iG waveforms captured during SC testing show previously unexplained peaks. In this paper, the authors investigate the causes of these iG peaks using both experimental data and TCAD simulations, where significant effects of the CGD overcharge are observed. Moreover, an iG comparison between different 1.2 kV device designs are performed with emphasis on best iG sensing practices.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
短路测试下SiC mosfet中CGD过充引起的栅极电流峰值
SiC mosfet在短路(SC)测试中会经历各种各样的电热现象。SiC mosfet中存在的一个特定特征是高动态栅极电流(iG),这可能对器件退化和故障产生影响。在最近的SiC MOSFET技术中,SC测试期间捕获的iG波形显示以前无法解释的峰值。在本文中,作者使用实验数据和TCAD模拟研究了这些iG峰的原因,其中观察到CGD过充电的显着影响。此外,在不同的1.2 kV器件设计之间进行了iG比较,重点是最佳的iG传感实践。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
3.0-V-Threshold-Voltage p-GaN HEMTs with Low-Loss Reverse Conduction capability Gate Current Peaks Due to CGD Overcharge in SiC MOSFETs Under Short-Circuit Test Failure Process of GaN-HEMTs by Repetitive Overvoltage Stress Novel Multifunctional Transient Voltage Suppressor Technology for Modular EOS/ESD Protection Circuit Designs Single-Back and Double-Front Gate-Controlled IGBT for Achieving Low Turn-Off Loss
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1