All GaN-on-Si high power module design and performance evaluation

Stone Cheng, Chieh-An Wang, Po-Chien Chou, W. Chieng, E. Chang
{"title":"All GaN-on-Si high power module design and performance evaluation","authors":"Stone Cheng, Chieh-An Wang, Po-Chien Chou, W. Chieng, E. Chang","doi":"10.1109/EDSSC.2013.6628150","DOIUrl":null,"url":null,"abstract":"This paper presents a 270-V, 56-A GaN power module with three AlN substrates are prepared for the module. Each substrate is composed of three parallel connected GaN chips which incorporates six 2-A AlGaN/GaN-on-Si high electron mobility transistors (HEMTs) cells. The substrate layout inside the module is designed to reduce package parasitic. The devices are wire-bonded in parallel connection to increase the power rating. The packaged GaN HEMTs exhibit the pulsed drain current of 0.435 A/mm. Both DC and pulsed current-voltage (ID-VDS) characteristics are measured for different connection and sizes of devices, at various of power densities, pulse lengths, and duty factors. The other static parameters like threshold voltage and leakage currents were extracted to show how these parameters would scale as the devices are paralleled. Performance of multiple chip GaN power module package is studied. Experimental results demonstrated the ability to parallel nine GaN HEMTs die together and to verify the current sharing during the dynamic switching to attain high-current capacities.","PeriodicalId":333267,"journal":{"name":"2013 IEEE International Conference of Electron Devices and Solid-state Circuits","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2013-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE International Conference of Electron Devices and Solid-state Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDSSC.2013.6628150","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This paper presents a 270-V, 56-A GaN power module with three AlN substrates are prepared for the module. Each substrate is composed of three parallel connected GaN chips which incorporates six 2-A AlGaN/GaN-on-Si high electron mobility transistors (HEMTs) cells. The substrate layout inside the module is designed to reduce package parasitic. The devices are wire-bonded in parallel connection to increase the power rating. The packaged GaN HEMTs exhibit the pulsed drain current of 0.435 A/mm. Both DC and pulsed current-voltage (ID-VDS) characteristics are measured for different connection and sizes of devices, at various of power densities, pulse lengths, and duty factors. The other static parameters like threshold voltage and leakage currents were extracted to show how these parameters would scale as the devices are paralleled. Performance of multiple chip GaN power module package is studied. Experimental results demonstrated the ability to parallel nine GaN HEMTs die together and to verify the current sharing during the dynamic switching to attain high-current capacities.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
全氮化硅高功率模块设计及性能评估
本文提出了一种270 v, 56 a的GaN电源模块,该模块采用三个AlN衬底。每个衬底由三个并行连接的GaN芯片组成,其中包含六个2-A AlGaN/GaN-on- si高电子迁移率晶体管(hemt)电池。模块内部的基板布局旨在减少封装寄生。这些器件采用线键并联,以增加额定功率。封装的GaN hemt的脉冲漏极电流为0.435 A/mm。在不同的功率密度、脉冲长度和占空比下,测量了不同连接方式和器件尺寸的直流和脉冲电流-电压(ID-VDS)特性。提取其他静态参数,如阈值电压和泄漏电流,以显示这些参数如何随着器件并联而缩放。研究了多芯片GaN功率模块封装的性能。实验结果证明了将9个GaN hemt芯片并联在一起的能力,并验证了动态开关过程中的电流共享以获得大电流容量。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 116-dB CMOS op amp with repetitive gain boosting and subthreshold operation A novel design of super-capcitor based on black silicon with atomic layer deposition Analysis on the CTLM and LTLM applicability for GaN HEMTs structure alloyed ohmic contact resistance evaluation A PWM controller with table look-up for DC-DC class E buck/boost conversion Failure analysis of output stage due to ESD stress in submicron CMOS technology
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1