Super-scaled InP HBTs for 150 GHz circuits

J. Zolper
{"title":"Super-scaled InP HBTs for 150 GHz circuits","authors":"J. Zolper","doi":"10.1109/IEDM.2003.1269378","DOIUrl":null,"url":null,"abstract":"The development of InP heterojunction bipolar transistors (HBTs) with the emitter feature size less than 0.25 /spl mu/m is described. The key technical challenges in scaling to this dimension are reviewed and the technology approaches are enumerated. The development of these super-scaled InP HBTs is expected to enable mixed signal circuits with clock speeds in excess of 100 GHz.","PeriodicalId":344286,"journal":{"name":"IEEE International Electron Devices Meeting 2003","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-12-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE International Electron Devices Meeting 2003","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2003.1269378","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9

Abstract

The development of InP heterojunction bipolar transistors (HBTs) with the emitter feature size less than 0.25 /spl mu/m is described. The key technical challenges in scaling to this dimension are reviewed and the technology approaches are enumerated. The development of these super-scaled InP HBTs is expected to enable mixed signal circuits with clock speeds in excess of 100 GHz.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于150 GHz电路的超大尺寸InP hbt
描述了发射极特征尺寸小于0.25 /spl mu/m的InP异质结双极晶体管(hbt)的研制。回顾了扩展到这个维度的关键技术挑战,并列举了技术方法。这些超大尺寸InP hbt的开发有望实现时钟速度超过100 GHz的混合信号电路。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Statistical simulations to inspect and predict data retention and program disturbs in flash memories Fin-channel-array transistor (FCAT) featuring sub-70nm low power and high performance DRAM The integration of proton bombardment process into the manufacturing of mixed-signal/RF chips A highly manufacturable low power and high speed HfSiO CMOS FET with dual poly-Si gate electrodes An 8F/sup 2/ MRAM technology using modified metal lines
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1