Optimized design method for full-custom microprocessors

K. Usami, J. Iwamura
{"title":"Optimized design method for full-custom microprocessors","authors":"K. Usami, J. Iwamura","doi":"10.1109/CICC.1989.56790","DOIUrl":null,"url":null,"abstract":"An effective design method for VLSI-based microprocessors is proposed. The chip is divided into three components, namely control logic, data paths, and macrocells, at a very early stage. The control logic is automatically designed by logic synthesis and automatic placement and routing. For the data paths and the macrocells, logic and layout are designed manually. By combining the design method with so-called design-pipelining, a 32-bit microprocessor with 460 K transistors was designed in a year without sacrificing the chip size and performance. The method's impact on design effort is also discussed","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.1989.56790","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

Abstract

An effective design method for VLSI-based microprocessors is proposed. The chip is divided into three components, namely control logic, data paths, and macrocells, at a very early stage. The control logic is automatically designed by logic synthesis and automatic placement and routing. For the data paths and the macrocells, logic and layout are designed manually. By combining the design method with so-called design-pipelining, a 32-bit microprocessor with 460 K transistors was designed in a year without sacrificing the chip size and performance. The method's impact on design effort is also discussed
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
全定制微处理器的优化设计方法
提出了一种有效的vlsi微处理器设计方法。该芯片在非常早期的阶段分为三个部分,即控制逻辑、数据路径和宏单元。控制逻辑采用逻辑综合自动设计,自动布放布线。对于数据路径和宏单元格,逻辑和布局是手动设计的。通过将设计方法与所谓的设计流水线相结合,在不牺牲芯片尺寸和性能的情况下,在一年内设计出了具有460 K晶体管的32位微处理器。讨论了该方法对设计效果的影响
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 1.4 ns/64 kb RAM with 85 ps/3680 logic gate array A gate matrix deformation and three-dimensional maze routing for dense MOS module generation A submicron CMOS triple level metal technology for ASIC applications Hot carrier effects on CMOS circuit performance The QML-an approach for qualifying ASICs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1