40V High Side PSI5 Transceiver with $65\text{dB}\mu \text{V}$ Conducted Emission Level in a BiCMOS Process

Sri Navaneeth Easwaran, A. Chen, T. Duryea, D. Rollman
{"title":"40V High Side PSI5 Transceiver with $65\\text{dB}\\mu \\text{V}$ Conducted Emission Level in a BiCMOS Process","authors":"Sri Navaneeth Easwaran, A. Chen, T. Duryea, D. Rollman","doi":"10.1109/BCICTS.2018.8551102","DOIUrl":null,"url":null,"abstract":"Controlling ElectroMagnetic Interference (EMI) is critical in analog circuits. Specifically in transceivers high slew rates of voltages and currents can interfere with other nearby electronics. On one such emerging automotive standard viz. the Peripheral Sensor Interface (PSI5), the electromagnetic emission from the SYNC pulse generated by the PSI5 transceiver can interfere during communication with the sensor. Known techniques of adding external filters or using Spread Spectrum methods to reduce EMI are not applicable due to cost over head and strict timing requirements. Hence a digitally assisted pulse shaping technique to generate a SYNC pulse with different slopes along with an induced analog ramp at the start of the SYNC pulse to meet timing requirement is proposed in order to reduce the EMI. BiCMOS process is the best choice for speed, accuracy and protection at 40V. This design is implemented and successfully validated on a 40V BiCMOS process. The conducted emission limit is $65\\text{dB}\\mu \\text{V}$ at 200KHz, fully operational for 6V to 40V battery and 100mA current limitation during short to ground conditions at the output.","PeriodicalId":272808,"journal":{"name":"2018 IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium (BCICTS)","volume":"43 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium (BCICTS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/BCICTS.2018.8551102","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Controlling ElectroMagnetic Interference (EMI) is critical in analog circuits. Specifically in transceivers high slew rates of voltages and currents can interfere with other nearby electronics. On one such emerging automotive standard viz. the Peripheral Sensor Interface (PSI5), the electromagnetic emission from the SYNC pulse generated by the PSI5 transceiver can interfere during communication with the sensor. Known techniques of adding external filters or using Spread Spectrum methods to reduce EMI are not applicable due to cost over head and strict timing requirements. Hence a digitally assisted pulse shaping technique to generate a SYNC pulse with different slopes along with an induced analog ramp at the start of the SYNC pulse to meet timing requirement is proposed in order to reduce the EMI. BiCMOS process is the best choice for speed, accuracy and protection at 40V. This design is implemented and successfully validated on a 40V BiCMOS process. The conducted emission limit is $65\text{dB}\mu \text{V}$ at 200KHz, fully operational for 6V to 40V battery and 100mA current limitation during short to ground conditions at the output.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
BiCMOS工艺中传导发射电平为$65\text{dB}\mu \text{V}$的40V高压PSI5收发器
在模拟电路中,控制电磁干扰(EMI)至关重要。特别是在收发器中,电压和电流的高转换率会干扰附近的其他电子设备。在一种新兴的汽车标准,即外围传感器接口(PSI5)上,PSI5收发器产生的同步脉冲的电磁发射会干扰与传感器的通信。由于成本和严格的时序要求,已知的增加外部滤波器或使用扩频方法来减少EMI的技术并不适用。因此,提出了一种数字辅助脉冲整形技术,以产生具有不同斜率的同步脉冲,并在同步脉冲开始处设置感应模拟斜坡以满足定时要求,以减少电磁干扰。BiCMOS工艺是速度、精度和40V保护的最佳选择。该设计已在40V BiCMOS工艺上实现并成功验证。在200KHz时,传导发射限值为$65\text{dB}\mu \text{V}$,在输出短路至接地条件下,6V至40V电池和100mA电流限制完全工作。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Equivalent Circuit Modelling and Parameter Extraction of GaN HEMT Gate Lag Inducing ACLR Degradation of TDD-LTE BTS PA SiGe BiCMOS Current Status and Future Trends in Europe Technology Positioning for mm Wave Applications: 130/90nm SiGe BiCMOS vs. 28nm RFCMOS Quantification of Dopant Profiles in SiGe HBT Devices Using SiGe-on-SOI HBTs to Build 300°C Capable Analog Circuits
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1