A 446.6K-gates 0.55–1.2V H.265/HEVC decoder for next generation video applications

Chang-Hung Tsai, Hsiuan-Ting Wang, Chia-Lin Liu, Yao Li, Chen-Yi Lee
{"title":"A 446.6K-gates 0.55–1.2V H.265/HEVC decoder for next generation video applications","authors":"Chang-Hung Tsai, Hsiuan-Ting Wang, Chia-Lin Liu, Yao Li, Chen-Yi Lee","doi":"10.1109/ASSCC.2013.6691043","DOIUrl":null,"url":null,"abstract":"An architecture of H.265/HEVC video decoder for next generation video applications is presented. By exploiting near-lossless data compression and Sharing Above Line Buffer (SALB) schemes, both memory bandwidth and on-chip storage can be reduced. Moreover, cross-stage scheduling is applied to the 4-stage decoding pipeline to minimize idle computations. Fabricated in 90nm 1P9M CMOS process, the test chip of the proposed H.265/HEVC video decoder occupies an area of 1.60×1.98mm2 to achieve 1080p@30fps and 720p@30fps realtime decoding with power consumption of 36.90 and 9.57mW.","PeriodicalId":296544,"journal":{"name":"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)","volume":"61 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-12-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"16","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2013.6691043","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 16

Abstract

An architecture of H.265/HEVC video decoder for next generation video applications is presented. By exploiting near-lossless data compression and Sharing Above Line Buffer (SALB) schemes, both memory bandwidth and on-chip storage can be reduced. Moreover, cross-stage scheduling is applied to the 4-stage decoding pipeline to minimize idle computations. Fabricated in 90nm 1P9M CMOS process, the test chip of the proposed H.265/HEVC video decoder occupies an area of 1.60×1.98mm2 to achieve 1080p@30fps and 720p@30fps realtime decoding with power consumption of 36.90 and 9.57mW.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于下一代视频应用的446.6 k门0.55-1.2V H.265/HEVC解码器
提出了一种面向下一代视频应用的H.265/HEVC视频解码器体系结构。通过利用近乎无损的数据压缩和共享线上缓冲(SALB)方案,可以减少内存带宽和片上存储。此外,在4级解码管道中采用了跨级调度,以减少空闲计算。所提出的H.265/HEVC视频解码器测试芯片采用90nm 1P9M CMOS工艺制作,占地1.60×1.98mm2,实现1080p@30fps和720p@30fps的实时解码,功耗分别为36.90和9.57mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Future mobile society beyond Moore's Law A 691 Mbps 1.392mm2 configurable radix-16 turbo decoder ASIC for 3GPP-LTE and WiMAX systems in 65nm CMOS Collaborative innovation for future mobile applications A 0.5V 34.4uW 14.28kfps 105dB smart image sensor with array-level analog signal processing An 85mW 14-bit 150MS/s pipelined ADC with 71.3dB peak SNDR in 130nm CMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1