Proposal of Vertical-channel Fin-SiC MOSFET toward Future Device Scaling

H. Shimizu, Takeru Suto, H. Miki, Y. Mori, D. Hisamoto, A. Shima, K. Kinoshita, T. Murata, T. Oda
{"title":"Proposal of Vertical-channel Fin-SiC MOSFET toward Future Device Scaling","authors":"H. Shimizu, Takeru Suto, H. Miki, Y. Mori, D. Hisamoto, A. Shima, K. Kinoshita, T. Murata, T. Oda","doi":"10.1109/ISPSD57135.2023.10147561","DOIUrl":null,"url":null,"abstract":"We propose a new SiC trench MOSFET suitable for achieving both low loss and high reliability. This structure, called a VC Fin-SiC, is characterized by a fin-shaped trench, and by adopting a wide channel formed on the sidewall of the fin and a narrow JFET with high dopant concentration, it achieves both low on-resistance and high reliability. In this work, these design concepts are verified through simulation and actual device fabrication. Because the VC Fin-SiC has channels directly above the JFET structure, the performance can be easily improved by scaling the fin-pitch and channel length, and it will be one of the most promising structures in the future.","PeriodicalId":344266,"journal":{"name":"2023 35th International Symposium on Power Semiconductor Devices and ICs (ISPSD)","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-05-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 35th International Symposium on Power Semiconductor Devices and ICs (ISPSD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD57135.2023.10147561","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

We propose a new SiC trench MOSFET suitable for achieving both low loss and high reliability. This structure, called a VC Fin-SiC, is characterized by a fin-shaped trench, and by adopting a wide channel formed on the sidewall of the fin and a narrow JFET with high dopant concentration, it achieves both low on-resistance and high reliability. In this work, these design concepts are verified through simulation and actual device fabrication. Because the VC Fin-SiC has channels directly above the JFET structure, the performance can be easily improved by scaling the fin-pitch and channel length, and it will be one of the most promising structures in the future.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
垂直通道Fin-SiC MOSFET面向未来器件缩放的建议
我们提出了一种适合实现低损耗和高可靠性的新型碳化硅沟槽MOSFET。这种结构被称为VC fin- sic,其特点是鳍状沟槽,并采用在翅片侧壁形成的宽通道和高掺杂浓度的窄JFET,实现了低导通电阻和高可靠性。在这项工作中,这些设计概念通过仿真和实际器件制造得到验证。由于VC Fin-SiC在JFET结构的正上方有通道,因此通过缩放翅片间距和通道长度可以很容易地提高性能,这将是未来最有前途的结构之一。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
3.0-V-Threshold-Voltage p-GaN HEMTs with Low-Loss Reverse Conduction capability Gate Current Peaks Due to CGD Overcharge in SiC MOSFETs Under Short-Circuit Test Failure Process of GaN-HEMTs by Repetitive Overvoltage Stress Novel Multifunctional Transient Voltage Suppressor Technology for Modular EOS/ESD Protection Circuit Designs Single-Back and Double-Front Gate-Controlled IGBT for Achieving Low Turn-Off Loss
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1