Manufacturing variability analysis in Carbon Nanotube Technology: A comparison with bulk CMOS in 6T SRAM scenario

Abstract

In silicon bulk CMOS technology the variability of the device parameters is a key drawback that may be a limiting factor for further miniaturizing nodes. New nanoscale beyond-CMOS devices are being studied such as carbon nanotubes (CNTs). The goal of this paper is to evaluate the parameter variability in Carbon Nanotube Field Effect Transistors (CNFETs) and its potential capability to be a promising alternative to Si-CMOS technology. The impact of the carbon nanotube diameter variations as well as the presence of metallic carbon nanotubes in the transistor are analyzed (device level). This variability model is used to make a comparison between Si-MOSFET and CNFET Static Random Access Memory (SRAM) 6T cells (circuit level).