A high random-access-data-rate 4 Mb DRAM with pipeline operation

T. Furuyama, N. Kushiyama, Y. Watanabe, T. Ohsawa, K. Muraoka, Y. Nagahama
{"title":"A high random-access-data-rate 4 Mb DRAM with pipeline operation","authors":"T. Furuyama, N. Kushiyama, Y. Watanabe, T. Ohsawa, K. Muraoka, Y. Nagahama","doi":"10.1109/VLSIC.1990.111072","DOIUrl":null,"url":null,"abstract":"A novel circuit technology which introduces a pipeline scheme in a read operation and improves the random-access data rate by roughly 30% is described. This technology has been applied to a 4M DRAM, and the RAM showed a short cycle time of less than 100 ns, i.e. a more than 10-MHz data rate, under the worst operating condition. In addition, a very fast virtual RAD access time of 20 ns has been obtained. Since the pipeline DRAM does not require any new process and/or assembly technologies, it can be added to the standard DRAM family","PeriodicalId":239990,"journal":{"name":"Digest of Technical Papers., 1990 Symposium on VLSI Circuits","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-06-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Digest of Technical Papers., 1990 Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1990.111072","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

A novel circuit technology which introduces a pipeline scheme in a read operation and improves the random-access data rate by roughly 30% is described. This technology has been applied to a 4M DRAM, and the RAM showed a short cycle time of less than 100 ns, i.e. a more than 10-MHz data rate, under the worst operating condition. In addition, a very fast virtual RAD access time of 20 ns has been obtained. Since the pipeline DRAM does not require any new process and/or assembly technologies, it can be added to the standard DRAM family
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
具有流水线操作的高随机存取数据速率4mb DRAM
介绍了一种新颖的电路技术,该技术在读取操作中引入了流水线方案,使随机存取数据率提高了约30%。该技术已应用于4M DRAM,在最坏的工作条件下,该RAM显示出小于100 ns的短周期时间,即大于10 mhz的数据速率。此外,还获得了20 ns的虚拟RAD访问时间。由于流水线DRAM不需要任何新的工艺和/或组装技术,因此可以添加到标准DRAM系列中
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A divided/shared bitline sensing scheme for 64 Mb DRAM core High speed page mode sensing scheme for EPROMs and flash EEEPROMs using divided bit line architecture An on-chip 72 K pseudo two-port cache memory subsystem Architecture and design of a second-level cache chip with copy-back and 160 MB/s burst-transfer features A high random-access-data-rate 4 Mb DRAM with pipeline operation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1