Progress of FD-SOI technology for monolithic pixel detectors

M. Okihara, H. Kasai, N. Miura, N. Kuriyama, Y. Nagatomo, T. Hatsui, M. Omodani, T. Miyoshi, Y. Arai
{"title":"Progress of FD-SOI technology for monolithic pixel detectors","authors":"M. Okihara, H. Kasai, N. Miura, N. Kuriyama, Y. Nagatomo, T. Hatsui, M. Omodani, T. Miyoshi, Y. Arai","doi":"10.1109/NSSMIC.2012.6551151","DOIUrl":null,"url":null,"abstract":"We have been developing the 0.2 μm fully-depleted Silicon On Insulator (SOl) CMOS technology for monolithic pixel detectors. In order to improve the sensor's sensitivity, 8 inch FZ wafer is introduced for handle substrate in SO! wafer. Stitching technology is also developed to get large detector chip area. Furthermore, nested well structure for the p-n junction and double-SOI structure are investigating for reducing the radiation damage and crosstalk between electrical circuitry in top silicon layer and sensors at substrate. In this document, recent progress of process technology for pixel detector is described.","PeriodicalId":187728,"journal":{"name":"2012 IEEE Nuclear Science Symposium and Medical Imaging Conference Record (NSS/MIC)","volume":"80 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"15","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE Nuclear Science Symposium and Medical Imaging Conference Record (NSS/MIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NSSMIC.2012.6551151","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 15

Abstract

We have been developing the 0.2 μm fully-depleted Silicon On Insulator (SOl) CMOS technology for monolithic pixel detectors. In order to improve the sensor's sensitivity, 8 inch FZ wafer is introduced for handle substrate in SO! wafer. Stitching technology is also developed to get large detector chip area. Furthermore, nested well structure for the p-n junction and double-SOI structure are investigating for reducing the radiation damage and crosstalk between electrical circuitry in top silicon layer and sensors at substrate. In this document, recent progress of process technology for pixel detector is described.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
单片像素探测器FD-SOI技术研究进展
我们一直在开发用于单片像素探测器的0.2 μm全耗尽绝缘体上硅(SOl) CMOS技术。为了提高传感器的灵敏度,采用8英寸FZ晶圆作为处理基板。晶片。为了获得更大的检测器芯片面积,还开发了拼接技术。此外,还研究了p-n结的嵌套井结构和双soi结构,以减少顶部硅层电路和衬底传感器之间的辐射损伤和串扰。本文介绍了近年来像素探测器工艺技术的研究进展。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Development of low-resistivity silicon drift detector arrays for soft X-rays Charge pump detector: Optimization with process and device simulation High-Z radiation shields for x-ray free electron laser detectors Properties of a very large volume LaBr3:Ce detector Simulation studies with SiPM arrays and LYSO crystal matrix analyzing a new readout scheme
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1