An approach to understanding evaluation of simulation results as an integrated task

1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI:10.1109/CICC.1989.56750

R. Buschke, K. Lagemann

引用次数: 6

Abstract

The significance, requirements, and potential of an integrated tool for the evaluation of simulation results in VLSI design are discussed. Results and solutions developed for a simulation evaluation tool called SIMUEVA are stated and exemplified. Particular aspects considered are proper modeling of simulation result data, a UPN set calculator for extraction of goal-directed excerpts, validation by automatic comparison, inclusion of hardware structure descriptions into the evaluation process, examples of automatic fault location, and interaction of evaluation and other VLSI design tools are stated and exemplified

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

将仿真结果评估理解为一项综合任务的方法

讨论了在VLSI设计中集成仿真结果评估工具的意义、要求和潜力。为模拟评估工具SIMUEVA开发的结果和解决方案进行了说明和举例说明。具体考虑的方面是仿真结果数据的适当建模，用于提取目标导向摘录的UPN集计算器，通过自动比较进行验证，在评估过程中包含硬件结构描述，自动故障定位示例，以及评估和其他VLSI设计工具的交互

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

1989 Proceedings of the IEEE Custom Integrated Circuits Conference

自引率

0.00%

发文量

期刊最新文献

A 1.4 ns/64 kb RAM with 85 ps/3680 logic gate array A gate matrix deformation and three-dimensional maze routing for dense MOS module generation A submicron CMOS triple level metal technology for ASIC applications Hot carrier effects on CMOS circuit performance The QML-an approach for qualifying ASICs