Experimental Measurements of an Integrated Hysteretic Controlled Regulating Buck Converter with Capacitively Coupled Bootstrapping

Francarl Galea, O. Casha, I. Grech, E. Gatt, J. Micallef
{"title":"Experimental Measurements of an Integrated Hysteretic Controlled Regulating Buck Converter with Capacitively Coupled Bootstrapping","authors":"Francarl Galea, O. Casha, I. Grech, E. Gatt, J. Micallef","doi":"10.1109/icecs53924.2021.9665602","DOIUrl":null,"url":null,"abstract":"This paper presents the complete measured performance and characterization of an on-chip regulating buck converter with hysteretic control. The circuit was fabricated using the XFAB CMOS $0.35\\ \\mu \\mathrm{m}$ high voltage technology and all the control circuit blocks were designed using analog techniques, with the transistors operating in the sub-threshold region, in order to minimize power consumption. All the high voltage transistors of the buck converter were implemented using 45V NMOS thin gate oxide layer transistors and are operated by means of a capacitively coupled bootstrap. The control circuit of the hysteretic regulator consumes between $194\\ \\mu\\mathrm{W}$ and $420\\ \\mu \\mathrm{W}$, and the proposed buck converter operates at a peak efficiency of 84.2%. The input voltage range of the regulator is from 1.5V to 45V and has a power range from $100\\ \\mu \\mathrm{W}$ to 500 mW. The output regulated voltage is tunable via a feedback resistor and can be varied from 0.6V to 40 V, with a dropout voltage of 2 V.","PeriodicalId":448558,"journal":{"name":"2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","volume":"50 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-11-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/icecs53924.2021.9665602","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper presents the complete measured performance and characterization of an on-chip regulating buck converter with hysteretic control. The circuit was fabricated using the XFAB CMOS $0.35\ \mu \mathrm{m}$ high voltage technology and all the control circuit blocks were designed using analog techniques, with the transistors operating in the sub-threshold region, in order to minimize power consumption. All the high voltage transistors of the buck converter were implemented using 45V NMOS thin gate oxide layer transistors and are operated by means of a capacitively coupled bootstrap. The control circuit of the hysteretic regulator consumes between $194\ \mu\mathrm{W}$ and $420\ \mu \mathrm{W}$, and the proposed buck converter operates at a peak efficiency of 84.2%. The input voltage range of the regulator is from 1.5V to 45V and has a power range from $100\ \mu \mathrm{W}$ to 500 mW. The output regulated voltage is tunable via a feedback resistor and can be varied from 0.6V to 40 V, with a dropout voltage of 2 V.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
电容耦合自举集成滞回控制调节降压变换器的实验测量
本文介绍了一种具有迟滞控制的片上调节降压变换器的完整性能和特性。电路采用XFAB CMOS $0.35\ \mu \ maththrm {m}$高压技术制作,所有控制电路模块均采用模拟技术设计,晶体管工作在亚阈值区域,以最大限度地降低功耗。降压变换器的所有高压晶体管均采用45V NMOS薄栅氧化层晶体管实现,并采用电容耦合自激电路进行操作。滞回调节器的控制电路消耗在$194\ \mu\mathrm{W}$和$420\ \mu\mathrm{W}$之间,所提出的降压变换器工作在84.2%的峰值效率。稳压器的输入电压范围从1.5V到45V,功率范围从$100\ \mu \ mathm {W}$到500 mW。输出稳压可通过反馈电阻调节,可在0.6V至40 V之间变化,降压为2 V。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A gm/ID Design Methodology for 28 nm FD-SOI CMOS Resistive Feedback LNAs Dual Output Regulating Rectifier for an Implantable Neural Interface Frequency-Interleaved ADC with RF Equivalent Ideal Filter for Broadband Optical Communication Receivers Cardiovascular Segmentation Methods Based on Weak or no Prior A 0.2V 0.97nW 0.011mm2 Fully-Passive mHBC Tag Using Intermediate Interference Modulation in 65nm CMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1