Construction of analog library cells for analog/digital ASICs using novel design and modular assembly techniques

M. Smith, C. Anagnostopoulos, C. Portmann, R. Rao, P. Valdenaire, H. Ching
{"title":"Construction of analog library cells for analog/digital ASICs using novel design and modular assembly techniques","authors":"M. Smith, C. Anagnostopoulos, C. Portmann, R. Rao, P. Valdenaire, H. Ching","doi":"10.1109/CICC.1989.56833","DOIUrl":null,"url":null,"abstract":"Efforts to improve the tools and techniques for designing an analog cell library for analog/digital VLSI design are described. The techniques presented allow an analog IC designer to construct a library for cell-based design, as opposed to direct compilation of a full-custom analog/digital IC. Using this approach, the problem of automation is made more tractable, and the result is a more robust, but still flexible, system for mixed analog/digital ASIC (application-specific integrated circuit) design. By combining a study of device scaling issues, careful choice of layout topologies, together with modular construction of cells using lambda based rules, it is possible to extend the lifetime of an analog cell library. Cells have been constructed for both 2- and 1.5-μm down-gate-width technologies with the ability to scale down to a 1-μm process","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.1989.56833","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

Efforts to improve the tools and techniques for designing an analog cell library for analog/digital VLSI design are described. The techniques presented allow an analog IC designer to construct a library for cell-based design, as opposed to direct compilation of a full-custom analog/digital IC. Using this approach, the problem of automation is made more tractable, and the result is a more robust, but still flexible, system for mixed analog/digital ASIC (application-specific integrated circuit) design. By combining a study of device scaling issues, careful choice of layout topologies, together with modular construction of cells using lambda based rules, it is possible to extend the lifetime of an analog cell library. Cells have been constructed for both 2- and 1.5-μm down-gate-width technologies with the ability to scale down to a 1-μm process
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
采用新颖设计和模块化组装技术构建模拟/数字asic的模拟库单元
本文描述了为模拟/数字VLSI设计改进模拟单元库设计工具和技术的努力。所提出的技术允许模拟IC设计人员为基于单元的设计构建一个库,而不是直接编译完全定制的模拟/数字IC。使用这种方法,自动化问题变得更容易处理,结果是一个更强大,但仍然灵活的混合模拟/数字ASIC(专用集成电路)设计系统。通过结合对设备缩放问题的研究,仔细选择布局拓扑,以及使用基于lambda规则的单元模块化构建,可以延长模拟单元库的使用寿命。目前已经为2 μm和1.5 μm的下栅极宽度技术构建了电池,并且能够缩小到1 μm的工艺
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 1.4 ns/64 kb RAM with 85 ps/3680 logic gate array A gate matrix deformation and three-dimensional maze routing for dense MOS module generation A submicron CMOS triple level metal technology for ASIC applications Hot carrier effects on CMOS circuit performance The QML-an approach for qualifying ASICs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1