L. Soon, D.T.M. Ling, M. Kuan, K. W. Yee, D. Cheong, G. Zhang
{"title":"Application of IR-OBIRCH to the failure analysis of CMOS integrated circuits","authors":"L. Soon, D.T.M. Ling, M. Kuan, K. W. Yee, D. Cheong, G. Zhang","doi":"10.1109/IPFA.2003.1222744","DOIUrl":null,"url":null,"abstract":"IR-OBIRCH (Infra-Red Optical Beam Induced Resistance Change) is a revolutionary new method for the localization of leakage current paths and detection of abnormal resistance in interconnects of ULSI devices. Application of this technique to the actual failure analysis of 0.25 /spl mu/m, 0.22 /spl mu/m & 0.18 /spl mu/m CMOS integrated circuits in volume production was demonstrated. It was found that IR-OBIRCH is a powerful fault isolation technique. Process defects detectable using this technique in our experience are: 1) Short circuits due to interconnect bridging. 2) Short circuits due to poly-gate bridging or poly-gate to source/drain bridging. 3) Resistive Vias due to the presence of micro-voids or residue at via/metal interface.","PeriodicalId":266326,"journal":{"name":"Proceedings of the 10th International Symposium on the Physical and Failure Analysis of Integrated Circuits. IPFA 2003","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2003-07-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 10th International Symposium on the Physical and Failure Analysis of Integrated Circuits. IPFA 2003","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPFA.2003.1222744","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6
Abstract
IR-OBIRCH (Infra-Red Optical Beam Induced Resistance Change) is a revolutionary new method for the localization of leakage current paths and detection of abnormal resistance in interconnects of ULSI devices. Application of this technique to the actual failure analysis of 0.25 /spl mu/m, 0.22 /spl mu/m & 0.18 /spl mu/m CMOS integrated circuits in volume production was demonstrated. It was found that IR-OBIRCH is a powerful fault isolation technique. Process defects detectable using this technique in our experience are: 1) Short circuits due to interconnect bridging. 2) Short circuits due to poly-gate bridging or poly-gate to source/drain bridging. 3) Resistive Vias due to the presence of micro-voids or residue at via/metal interface.