Vacuum based wafer level encapsulation (WLE) of MEMS using physical vapor deposition (PVD)

B. Soon, Navab Singh, J. Tsai, Chengkuo Lee
{"title":"Vacuum based wafer level encapsulation (WLE) of MEMS using physical vapor deposition (PVD)","authors":"B. Soon, Navab Singh, J. Tsai, Chengkuo Lee","doi":"10.1109/EPTC.2012.6507104","DOIUrl":null,"url":null,"abstract":"In this paper, we demonstrate wafer level encapsulation of MEMS using physical vapor deposition of aluminum (Al). A cavity area, which simulates the area of a MEMS device, is fully encapsulated by dual layer of amorphous silicon and Al. The encapsulation process takes place in the PVD chamber, thus the vacuum level in the sealed cavity is assumed to be high. The proposed processes are entirely CMOS compatible and readily deployed into any standard CMOS foundry and semiconductor wafer fabrication.","PeriodicalId":431312,"journal":{"name":"2012 IEEE 14th Electronics Packaging Technology Conference (EPTC)","volume":"28 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE 14th Electronics Packaging Technology Conference (EPTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPTC.2012.6507104","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

In this paper, we demonstrate wafer level encapsulation of MEMS using physical vapor deposition of aluminum (Al). A cavity area, which simulates the area of a MEMS device, is fully encapsulated by dual layer of amorphous silicon and Al. The encapsulation process takes place in the PVD chamber, thus the vacuum level in the sealed cavity is assumed to be high. The proposed processes are entirely CMOS compatible and readily deployed into any standard CMOS foundry and semiconductor wafer fabrication.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于物理气相沉积(PVD)的MEMS真空晶圆级封装(WLE)
在本文中,我们演示了利用铝(Al)的物理气相沉积的MEMS晶圆级封装。模拟MEMS器件面积的空腔区域由非晶硅和铝双层完全封装。封装过程在PVD腔室中进行,因此假定密封腔内的真空度很高。所提出的工艺完全与CMOS兼容,并且易于部署到任何标准的CMOS铸造厂和半导体晶圆制造中。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Mechanical characterization of wafer level bump-less Cu-Cu bonding Process development to enable die sorting and 3D IC stacking Analysis of cracking in brittle substrate Through-Silicon Interposer (TSI) co-design optimization for high performance systems Effect of thermomechanical fatigue on drop impact properties of Sn-Ag-Cu lead-free solder joints
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1