Ruoyuan Qu, Zhuohong Du, Ming Zhu, Nan Li, Hengjing Zhu
{"title":"Non-ideality Analysis of Folding and Interpolating ADC","authors":"Ruoyuan Qu, Zhuohong Du, Ming Zhu, Nan Li, Hengjing Zhu","doi":"10.1109/CIRSYSSIM.2018.8525912","DOIUrl":null,"url":null,"abstract":"Some non-ideal factors during circuit design of folding and interpolating analog to digital converter (FIADC) are analyzed and summarized in this paper. Based on Matlab software, a 8 bit classic FIADC has been modeled and effects of these non-ideal factors has been validated such as reference voltage varies which caused by the resistance errors, output voltage offset of the track-hold array with different input voltage and the trade-off between gain and linearity of folders. The simulation data has been analyzed at last. These results can be used to estimate distortion of FIADC and guide the circuit design of FIADCs.","PeriodicalId":127121,"journal":{"name":"2018 IEEE 2nd International Conference on Circuits, System and Simulation (ICCSS)","volume":"40 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE 2nd International Conference on Circuits, System and Simulation (ICCSS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CIRSYSSIM.2018.8525912","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
Some non-ideal factors during circuit design of folding and interpolating analog to digital converter (FIADC) are analyzed and summarized in this paper. Based on Matlab software, a 8 bit classic FIADC has been modeled and effects of these non-ideal factors has been validated such as reference voltage varies which caused by the resistance errors, output voltage offset of the track-hold array with different input voltage and the trade-off between gain and linearity of folders. The simulation data has been analyzed at last. These results can be used to estimate distortion of FIADC and guide the circuit design of FIADCs.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
