Fine pitch solder-less bonding using ultrasonic technique

S. Chong, J. Aw, Daniel Ismael Cereno, L. Siow, C. G. Koh, D. Witarsa, S. Vempati, T. Chai
{"title":"Fine pitch solder-less bonding using ultrasonic technique","authors":"S. Chong, J. Aw, Daniel Ismael Cereno, L. Siow, C. G. Koh, D. Witarsa, S. Vempati, T. Chai","doi":"10.1109/EPTC.2012.6507120","DOIUrl":null,"url":null,"abstract":"Industry is adapting micro-bumps in the device structures in order to having module with multiple functions and capabilities within smaller area. Micro-bumps is coated with Tin (Sn) cap to facilitates solder interconnects formation between the chip and substrate. Electrochemical migration failure is a known issue related to flux residue on the solder joints after the thermal compression of the chip with solder cap micro-bumps on substrate. Electromigration is another issue related to shrinking interconnects. It is related to atomic displacement in a conductor line due to an applied current. In this study, the micro bumps are directly bonded to the substrate without solder cap and thus there is no electro migration failure concern. The chip used in this study is of size 7mm × 7mm × 0.05mm and consists of peripheral micro-solder bumps at 40μm pitch with no solder cap. Ultra-sonic process was adopted to form the direct metal to metal joint between the chip and substrate. Ultrasonic process offered several advantages such as lower bonding temperature and shorter bonding duration over thermal compression process. However, the US process demand bumps with good co-planity of less than 0.6μm and good surface finishing. The copper bumps were coated either with TiAu, ENEPIG, and ENEP to prevent oxidation occurring during the bonding process. Detail DOE experiment was conducted to evaluate the bonding quality. Shear test and x-section analysis revealed that chips coated with either TiAu or ENEPIG could form a bond on silicon substrate coated with TiAu with optimized US parameters. The developed US bonding process successfully demonstrated on C2C application.","PeriodicalId":431312,"journal":{"name":"2012 IEEE 14th Electronics Packaging Technology Conference (EPTC)","volume":"34 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE 14th Electronics Packaging Technology Conference (EPTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPTC.2012.6507120","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

Industry is adapting micro-bumps in the device structures in order to having module with multiple functions and capabilities within smaller area. Micro-bumps is coated with Tin (Sn) cap to facilitates solder interconnects formation between the chip and substrate. Electrochemical migration failure is a known issue related to flux residue on the solder joints after the thermal compression of the chip with solder cap micro-bumps on substrate. Electromigration is another issue related to shrinking interconnects. It is related to atomic displacement in a conductor line due to an applied current. In this study, the micro bumps are directly bonded to the substrate without solder cap and thus there is no electro migration failure concern. The chip used in this study is of size 7mm × 7mm × 0.05mm and consists of peripheral micro-solder bumps at 40μm pitch with no solder cap. Ultra-sonic process was adopted to form the direct metal to metal joint between the chip and substrate. Ultrasonic process offered several advantages such as lower bonding temperature and shorter bonding duration over thermal compression process. However, the US process demand bumps with good co-planity of less than 0.6μm and good surface finishing. The copper bumps were coated either with TiAu, ENEPIG, and ENEP to prevent oxidation occurring during the bonding process. Detail DOE experiment was conducted to evaluate the bonding quality. Shear test and x-section analysis revealed that chips coated with either TiAu or ENEPIG could form a bond on silicon substrate coated with TiAu with optimized US parameters. The developed US bonding process successfully demonstrated on C2C application.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
采用超声技术进行小间距无焊连接
业界正在调整器件结构中的微凸点,以便在更小的区域内拥有多种功能和功能的模块。微凸点涂有锡(Sn)帽,以促进芯片和衬底之间的焊料互连形成。电化学迁移失效是一个已知的问题,与焊锡帽在衬底上微凸起的芯片热压缩后焊点上残留的助焊剂有关。电迁移是另一个与缩小互连有关的问题。它与导体线路中由于施加电流而产生的原子位移有关。在本研究中,微凸起直接粘合在衬底上,没有焊帽,因此没有电迁移失效的问题。本研究使用的芯片尺寸为7mm × 7mm × 0.05mm,由周边40μm间距的微焊点组成,无焊帽。采用超声波工艺形成芯片与衬底之间的直接金属对金属连接。与热压缩工艺相比,超声工艺具有粘接温度低、粘接时间短等优点。然而,美国工艺要求凸起具有小于0.6μm的良好共平面性和良好的表面光洁度。在铜凸起处涂上TiAu、ENEPIG和ENEP,以防止在结合过程中发生氧化。进行了详细的DOE实验来评价粘接质量。剪切试验和x-切片分析表明,在优化的US参数下,TiAu或ENEPIG包覆的芯片都可以在TiAu包覆的硅衬底上形成键合。所开发的US键合工艺在C2C上成功应用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Mechanical characterization of wafer level bump-less Cu-Cu bonding Process development to enable die sorting and 3D IC stacking Analysis of cracking in brittle substrate Through-Silicon Interposer (TSI) co-design optimization for high performance systems Effect of thermomechanical fatigue on drop impact properties of Sn-Ag-Cu lead-free solder joints
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1