Current Crowding and Stress Effects in WCSP Solder Interconnects: A Simulative and Practical Study about the Effects of Major Electromigration Failure Mechanisms in DC and Pulsed-DC Conditions
Allison T. Osmanson, Y. Kim, H. Madanipour, Mohsen Tajedini, C. Kim, P. Thompson, Q. Cherr, L. Nguyen
{"title":"Current Crowding and Stress Effects in WCSP Solder Interconnects: A Simulative and Practical Study about the Effects of Major Electromigration Failure Mechanisms in DC and Pulsed-DC Conditions","authors":"Allison T. Osmanson, Y. Kim, H. Madanipour, Mohsen Tajedini, C. Kim, P. Thompson, Q. Cherr, L. Nguyen","doi":"10.23919/IWLPC52010.2020.9375862","DOIUrl":null,"url":null,"abstract":"Electromigration (EM) induced failure is inevitable in wafer-level chip scale package microelectronic packages (WCSP), especially with the implementation of lead-free solders. Many factors contribute to EM failure such as joule heating and current crowding. EM can induce void formation, which can eventually lead to open-circuit failure. Due to its nature, EM is a critical failure concern to the microelectronic industry and can be influenced by current conditions. This study examines the failure mechanisms in solder joints implemented in WCSP packages in Direct Current (DC) and DC-pulse current conditions with varying Duty Factors (DF). DF represents the on-off time for DC to flow through the device under test (DUT). Further, a transient simulative study using finite element method (FEM) explores the failure mechanism and investigates the stress development with DC and DF conditions. Findings suggested that a lower duty factor yielded longer time to failure (TTF). Meanwhile, higher pulsed DC DF yielded a lower TTF than DC. This study aims to explain the failure mechanism with each DF. This study aims to explain this phenomenon and suggests the need for further exploration.","PeriodicalId":192698,"journal":{"name":"2020 International Wafer Level Packaging Conference (IWLPC)","volume":"213 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 International Wafer Level Packaging Conference (IWLPC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/IWLPC52010.2020.9375862","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
Electromigration (EM) induced failure is inevitable in wafer-level chip scale package microelectronic packages (WCSP), especially with the implementation of lead-free solders. Many factors contribute to EM failure such as joule heating and current crowding. EM can induce void formation, which can eventually lead to open-circuit failure. Due to its nature, EM is a critical failure concern to the microelectronic industry and can be influenced by current conditions. This study examines the failure mechanisms in solder joints implemented in WCSP packages in Direct Current (DC) and DC-pulse current conditions with varying Duty Factors (DF). DF represents the on-off time for DC to flow through the device under test (DUT). Further, a transient simulative study using finite element method (FEM) explores the failure mechanism and investigates the stress development with DC and DF conditions. Findings suggested that a lower duty factor yielded longer time to failure (TTF). Meanwhile, higher pulsed DC DF yielded a lower TTF than DC. This study aims to explain the failure mechanism with each DF. This study aims to explain this phenomenon and suggests the need for further exploration.