A technique for fast calculations of capacitance matrices of interconnect structures

Electrical Performance of Electronic Packaging Pub Date : 1900-01-01 DOI:10.1109/EPEP.1997.634081

V. Veremey, R. Mittra

引用次数: 6

Abstract

A finite difference (FD) method for rapid and accurate evaluation of capacitance matrices of interconnect configurations is described. Novel techniques for the truncation of FD mesh, that significantly reduce the CPU time, are presented.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

互连结构电容矩阵的快速计算技术

介绍了一种快速准确地评估互连结构电容矩阵的有限差分(FD)方法。提出了一种新颖的FD网格截断技术，大大减少了CPU时间。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

Electrical Performance of Electronic Packaging

自引率

0.00%

发文量

期刊最新文献

Low-cost technique for reducing the simultaneous switching noise in sub-board packaging configurations Time domain multiconductor transmission line analysis using effective internal impedance Ultra low loss millimeter wave MCM interconnects Survey of model reduction techniques for analysis of package and interconnect models of high-speed designs Delta-I noise avoidance methodology for high performance chip designs [CMOS microprocessors]