Two high-speed optical front-ends with integrated photodiodes in standard 0.18 /spl mu/m CMOS

C. Hermans, P. Leroux, M. Steyaert
{"title":"Two high-speed optical front-ends with integrated photodiodes in standard 0.18 /spl mu/m CMOS","authors":"C. Hermans, P. Leroux, M. Steyaert","doi":"10.1109/ESSCIR.2004.1356671","DOIUrl":null,"url":null,"abstract":"Two optical front-ends implemented in a standard 0.18 /spl mu/m CMOS technology are presented. They differ mainly in layout topology of the photodiode. The front-end with classical n-well diode achieves a bitrate of 300 Mbit/s. At an input power of -8 dBm, the BER is 2/spl times/10/sup -10/. The front-end with differential n-well diode outperforms the classical n-well topology and reaches bitrates up to 500 Mbit/s. At this speed, an input power of -8 dBm is sufficient to have a BER of 3/spl times/10/sup -10/. Both front-ends consume only 17 mW.","PeriodicalId":294077,"journal":{"name":"Proceedings of the 30th European Solid-State Circuits Conference","volume":"5 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-11-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 30th European Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIR.2004.1356671","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

Two optical front-ends implemented in a standard 0.18 /spl mu/m CMOS technology are presented. They differ mainly in layout topology of the photodiode. The front-end with classical n-well diode achieves a bitrate of 300 Mbit/s. At an input power of -8 dBm, the BER is 2/spl times/10/sup -10/. The front-end with differential n-well diode outperforms the classical n-well topology and reaches bitrates up to 500 Mbit/s. At this speed, an input power of -8 dBm is sufficient to have a BER of 3/spl times/10/sup -10/. Both front-ends consume only 17 mW.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
两个高速光学前端,集成光电二极管,标准0.18 /spl μ m CMOS
提出了两个采用标准0.18 /spl μ m CMOS技术实现的光学前端。它们的区别主要在于光电二极管的布局拓扑结构。前端采用经典的n阱二极管,比特率可达300 Mbit/s。在输入功率为- 8dbm时,误码率为2/ sp1乘以/10/sup -10/。前端采用差分n阱二极管,优于经典n阱拓扑,比特率高达500mbit /s。在这个速度下,-8 dBm的输入功率足以使误码率达到3/ sp1倍/10/sup -10/。两个前端仅消耗17兆瓦。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Charge recycling sense amplifier based logic: securing low power security ICs against DPA [differential power analysis] 1.5 GHz OPAMP in 120nm digital CMOS Digital delay locked loop with open-loop digital duty cycle corrector for 1.2Gb/s/pin double data rate SDRAM A 14-V high speed driver in 5-V-only 0.35-/spl mu/m standard CMOS A low-swing single-ended L1 cache bus technique for sub-90nm technologies
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1