A tunable gain and tunable band active balun LNA for IEEE 802.11ac WLAN receivers

Suchendranath Popuri, V. Pasupureddi, J. Sturm
{"title":"A tunable gain and tunable band active balun LNA for IEEE 802.11ac WLAN receivers","authors":"Suchendranath Popuri, V. Pasupureddi, J. Sturm","doi":"10.1109/ESSCIRC.2016.7598273","DOIUrl":null,"url":null,"abstract":"A tunable gain and tunable band low-noise amplifier (LNA) for IEEE 802.11ac WLAN standard is proposed, with low noise figure and high linearity. The LNA is based on an active balun cascode topology with buffered negative feedback to achieve a differential signalling at the output. The unique feature of the proposed LNA includes highly linear, continuously tunable gain from 3 dB to 23 dB, in addition to a tunable frequency band from 4.5 GHz to 5.5 GHz, while meeting other critical LNA parameters such as noise figure and third order input inter-modulation point (IIP3). Tunable gain is achieved with the help of active CMOS resistors (ACR) at the core LNA load and also in the active negative feedback path, while tunable frequency band is achieved by a tunable LC tank load. The buffered negative feedback with cascode active balun provides the low noise figure and competitive IIP3. The LNA is implemented in 1.2V, 65nm CMOS technology. Measured LNA performance shows a noise figure of 2 dB and IIP3 of -6.5dBm at the highest gain of 23 dB and a noise figure of 6 dB and IIP3 of +10dBm at the lowest gain of 3 dB. The active chip area of the LNA is 0.043mm2 with a moderate power consumption of 16mW.","PeriodicalId":246471,"journal":{"name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","volume":"72 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"12","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2016.7598273","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 12

Abstract

A tunable gain and tunable band low-noise amplifier (LNA) for IEEE 802.11ac WLAN standard is proposed, with low noise figure and high linearity. The LNA is based on an active balun cascode topology with buffered negative feedback to achieve a differential signalling at the output. The unique feature of the proposed LNA includes highly linear, continuously tunable gain from 3 dB to 23 dB, in addition to a tunable frequency band from 4.5 GHz to 5.5 GHz, while meeting other critical LNA parameters such as noise figure and third order input inter-modulation point (IIP3). Tunable gain is achieved with the help of active CMOS resistors (ACR) at the core LNA load and also in the active negative feedback path, while tunable frequency band is achieved by a tunable LC tank load. The buffered negative feedback with cascode active balun provides the low noise figure and competitive IIP3. The LNA is implemented in 1.2V, 65nm CMOS technology. Measured LNA performance shows a noise figure of 2 dB and IIP3 of -6.5dBm at the highest gain of 23 dB and a noise figure of 6 dB and IIP3 of +10dBm at the lowest gain of 3 dB. The active chip area of the LNA is 0.043mm2 with a moderate power consumption of 16mW.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于IEEE 802.11ac WLAN接收器的可调谐增益和可调谐频带有源平衡LNA
提出了一种适用于IEEE 802.11ac无线局域网标准的增益可调、频带可调低噪声放大器(LNA),该放大器具有低噪声系数和高线性度。LNA基于有源平衡级联码拓扑,具有缓冲负反馈,可在输出端实现差分信号。该LNA的独特之处在于,除了4.5 GHz至5.5 GHz的可调频带外,还具有3db至23db的高线性连续可调增益,同时满足其他关键LNA参数,如噪声系数和三阶输入互调点(IIP3)。增益可调是通过在核心LNA负载和有源负反馈路径上的有源CMOS电阻(ACR)实现的,而频带可调是通过可调LC槽负载实现的。带级联码主动平衡的缓冲负反馈提供了低噪声系数和具有竞争力的IIP3。LNA采用1.2V, 65nm CMOS技术实现。测量的LNA性能显示,在最高增益为23 dB时,噪声系数为2 dB, IIP3为-6.5dBm;在最低增益为3 dB时,噪声系数为6 dB, IIP3为+10dBm。LNA的有源芯片面积为0.043mm2,中等功耗为16mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Experimental demonstration of a nanoelectromechanical switch-based logic library including sequential and combinational gates A 1 Tb/s/mm2 inductive-coupling side-by-side chip link Motion-vector estimation and cognitive classification on an image sensor/processor 3D stacked system featuring ThruChip interfaces A 433 MHz 54 µW OOK/FSK/PSK compatible wake-up receiver with 11 µW low-power mode based on injection-locked oscillator A 5-50 Gb/s quarter rate transmitter with a 4-tap multiple-MUX based FFE in 65 nm CMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1