Novel application of FIB lift-out and ultramicrotomy for advanced package failure analysis

K. Mohammad, K. Sim
{"title":"Novel application of FIB lift-out and ultramicrotomy for advanced package failure analysis","authors":"K. Mohammad, K. Sim","doi":"10.1109/IPFA.2002.1025638","DOIUrl":null,"url":null,"abstract":"The semiconductor industry is pushing the technology envelope of integrated circuit packaging: aggressively shrinking the geometry and introducing cost competitive materials and processing technology. The need for more powerful package FA techniques also increases, especially in the area of higher resolution imaging and material characterization. The field emission SEM no longer has the spatial resolution needed to image thin film interfaces found in new generation packages. Hence, TEM was called into action, especially in analyzing thin interfaces such as the solder joint interface and copper via interface. The sample preparation technique for package FA is the gating factor for TEM analysis. The conventional TEM preparation techniques such as wedge and dimpling are not compatible with the advanced packaging materials. The FIB cross-section technique is applicable but typically takes a long time to prepare by trimming to the region of interest (ROI) and then polishing to a 20 /spl mu/m sliver. There is a great need for effective TEM sample preparation techniques to make TEM available to package failure analysis. FIB lift-out and ultramicrotomy techniques have been improvised to meet this need.","PeriodicalId":328714,"journal":{"name":"Proceedings of the 9th International Symposium on the Physical and Failure Analysis of Integrated Circuits (Cat. No.02TH8614)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-11-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 9th International Symposium on the Physical and Failure Analysis of Integrated Circuits (Cat. No.02TH8614)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPFA.2002.1025638","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

The semiconductor industry is pushing the technology envelope of integrated circuit packaging: aggressively shrinking the geometry and introducing cost competitive materials and processing technology. The need for more powerful package FA techniques also increases, especially in the area of higher resolution imaging and material characterization. The field emission SEM no longer has the spatial resolution needed to image thin film interfaces found in new generation packages. Hence, TEM was called into action, especially in analyzing thin interfaces such as the solder joint interface and copper via interface. The sample preparation technique for package FA is the gating factor for TEM analysis. The conventional TEM preparation techniques such as wedge and dimpling are not compatible with the advanced packaging materials. The FIB cross-section technique is applicable but typically takes a long time to prepare by trimming to the region of interest (ROI) and then polishing to a 20 /spl mu/m sliver. There is a great need for effective TEM sample preparation techniques to make TEM available to package failure analysis. FIB lift-out and ultramicrotomy techniques have been improvised to meet this need.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
FIB提出和超微切开术在高级包装失效分析中的新应用
半导体行业正在推动集成电路封装的技术极限:积极缩小几何尺寸,引入具有成本竞争力的材料和加工技术。对更强大的封装FA技术的需求也在增加,特别是在高分辨率成像和材料表征领域。场发射扫描电镜不再具有成像新一代封装中的薄膜界面所需的空间分辨率。因此,需要使用TEM,特别是在分析焊点界面和铜通孔界面等薄界面时。包装FA样品制备工艺是TEM分析的门控因素。传统的瞬变电磁法制备技术,如楔化、凹化等,已不能与先进的封装材料相适应。FIB横截面技术是适用的,但通常需要很长时间来准备,修整到感兴趣的区域(ROI),然后抛光到20 /spl mu/m的银条。为了使TEM用于封装失效分析,需要有效的TEM样品制备技术。FIB取出和超显微切开术已被改进以满足这一需求。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Reliability of copper dual damascene influenced by pre-clean Resistive interconnection localization Impact of oxide degradation on universal mobility behaviour of n-MOS inversion layers Through-silicon IR image to CAD database alignment Correlation between hot carrier stress, oxide breakdown and gate leakage current for monitoring plasma processing induced damage on gate oxide
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1