Versatile chip-level integrated test vehicle for dynamic thermal evaluation

Suresh Parameswaran, S. Balakrishnan, Boon Ang
{"title":"Versatile chip-level integrated test vehicle for dynamic thermal evaluation","authors":"Suresh Parameswaran, S. Balakrishnan, Boon Ang","doi":"10.1109/ICMTS.2018.8383779","DOIUrl":null,"url":null,"abstract":"Thermal management of semiconductor chips is becoming very important as the demand for chip performance increases. It is necessary to evaluate/manage the thermal aspects of a chip throughout the development cycle — starting from initial planning stage to deployment on customer board and beyond. In this paper, we present a versatile thermal evaluation vehicle that addresses the above requirements. This paper describes the circuit architecture/implementation, details of operation, programming aspects, usage model and various applications of a silicon chip that is successfully used as a thermal evaluation tool. The chip has 1600 sectors with programmable heat-generation and temperature-sensing capability — enabling it to generate up to 3W per mm2 and has a temperature detection range of 30C to 125C with an accuracy of +/−2C. It has a simple implementation and is easy to program and test — yet has substantial thermal evaluation capabilities. It was fabricated in 0.18um technology and packaged as flip-chip. The chip has ability to do automated on-chip temperature measurements through a tester-friendly interface and has been successfully controlled through a simple and inexpensive test-platform. The ability to generate heat on-die and monitor spatial & temporal on-die temperature makes this chip suitable to emulate many different use cases of a product during the development stage ahead of product silicon availability. The capabilities of this test-vehicle make it a suitable candidate for demonstrating power-aware/thermal-aware testing. Silicon measurement data and comparison to simulation results based on numerical models are also presented in this paper.","PeriodicalId":271839,"journal":{"name":"2018 IEEE International Conference on Microelectronic Test Structures (ICMTS)","volume":"96 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE International Conference on Microelectronic Test Structures (ICMTS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICMTS.2018.8383779","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Thermal management of semiconductor chips is becoming very important as the demand for chip performance increases. It is necessary to evaluate/manage the thermal aspects of a chip throughout the development cycle — starting from initial planning stage to deployment on customer board and beyond. In this paper, we present a versatile thermal evaluation vehicle that addresses the above requirements. This paper describes the circuit architecture/implementation, details of operation, programming aspects, usage model and various applications of a silicon chip that is successfully used as a thermal evaluation tool. The chip has 1600 sectors with programmable heat-generation and temperature-sensing capability — enabling it to generate up to 3W per mm2 and has a temperature detection range of 30C to 125C with an accuracy of +/−2C. It has a simple implementation and is easy to program and test — yet has substantial thermal evaluation capabilities. It was fabricated in 0.18um technology and packaged as flip-chip. The chip has ability to do automated on-chip temperature measurements through a tester-friendly interface and has been successfully controlled through a simple and inexpensive test-platform. The ability to generate heat on-die and monitor spatial & temporal on-die temperature makes this chip suitable to emulate many different use cases of a product during the development stage ahead of product silicon availability. The capabilities of this test-vehicle make it a suitable candidate for demonstrating power-aware/thermal-aware testing. Silicon measurement data and comparison to simulation results based on numerical models are also presented in this paper.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于动态热评估的多功能芯片级集成测试车
随着对芯片性能要求的提高,半导体芯片的热管理变得非常重要。评估/管理芯片在整个开发周期中的热方面是必要的——从最初的规划阶段到在客户板上部署以及以后。在本文中,我们提出了一个多功能热评估车辆,以满足上述要求。本文介绍了一个成功用作热评估工具的硅芯片的电路结构/实现、操作细节、编程方面、使用模型和各种应用。该芯片有1600个扇区,具有可编程的发热和温度传感能力,使其每平方毫米产生高达3W,温度检测范围为30℃至125℃,精度为+/ - 2C。它有一个简单的实现,易于编程和测试-但有实质性的热评估能力。该芯片采用0.18um工艺制造,封装为倒装芯片。该芯片能够通过测试人员友好的界面进行自动片上温度测量,并已成功地通过一个简单而廉价的测试平台进行控制。在芯片上产生热量和监控芯片上的空间和时间温度的能力使该芯片适合在产品硅可用之前的开发阶段模拟产品的许多不同用例。该测试载具的能力使其成为演示功率感知/热感知测试的合适候选者。本文还给出了硅的测量数据,并与基于数值模型的仿真结果进行了比较。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Measurement time reduction technique for input referred noise of dynamic comparator Test structures for debugging variation of critical devices caused by layout-dependent effects in FinFETs Test structure design for model-based electromigration Test structures to evaluate the impact of parasitic edge FET on circuits operating in weak inversion Quantitative model of CMOS inverter chain ring oscillator's effective capacitance and its improvements in 14nm FinFET technology
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1