A no-trimming SLIC two-chip set with coin telephone signaling facilities

1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI:10.1109/CICC.1989.56771

M. Akata, Y. Nagataki, K. Koyabu, K. Mukai, S. Yoshida, I. Ueki

引用次数: 4

Abstract

A subscriber line interface circuit (SLIC) two-chip set is presented. It eliminates off-chip function trimming and contains integrated coin telephone set facilities and BORSCHT functions. The set consists of: (a) the subscriber interface LSI, a 320-V dielectrically isolated bipolar LSI with on-chip thin-film resistors and double-layer metal; and (b) the subscriber processor LSI, a 1.6 μm CMOS LSI with oversampling A-D/D-A converters and a microprogrammable digital signal processor. The chip sizes are 5.5 mm×6.06 mm and 6.0 mm×5.7 mm, respectively. With the two-chip set, a SLIC for coin telephone set interface can be established without high-precision filter components or hybrid ICs with their function trimming

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

一种带有投币电话信号设施的无修边SLIC双芯片装置

提出了一种用户线路接口电路(SLIC)双芯片组。它消除了片外功能修剪，并包含集成的投币电话机设施和BORSCHT功能。该装置包括:(a)用户接口LSI，采用片上薄膜电阻和双层金属的320v介电隔离双极LSI;(b)用户处理器LSI, 1.6 μm CMOS LSI，带过采样a - d /D-A转换器和微可编程数字信号处理器。芯片尺寸分别为5.5 mm×6.06 mm和6.0 mm×5.7 mm。采用双芯片组，无需高精度滤波元件或功能微调的混合集成电路，即可建立投币电话机接口的SLIC

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

1989 Proceedings of the IEEE Custom Integrated Circuits Conference

自引率

0.00%

发文量

期刊最新文献

A 1.4 ns/64 kb RAM with 85 ps/3680 logic gate array A gate matrix deformation and three-dimensional maze routing for dense MOS module generation A submicron CMOS triple level metal technology for ASIC applications Hot carrier effects on CMOS circuit performance The QML-an approach for qualifying ASICs