Programmable vector-matrix multipliers for artificial neural networks

F. Kub, I. Mack, K. Moon
{"title":"Programmable vector-matrix multipliers for artificial neural networks","authors":"F. Kub, I. Mack, K. Moon","doi":"10.1109/VLSIC.1989.1037507","DOIUrl":null,"url":null,"abstract":"For the hyblid digital-analog approach, rhom in Figure 1. the --log loultiplier w e i g h t valves are generated from digical words stored in digital memory. The analog voltages are X-Y addrossed to rhe nulciplier sites using decoding circuitry and are dynsmically stored on capaciCorr aL the gatel of WOSFET conductance elements. The analog voltages are periodicelly refreshed from rhe vsighr values stored in the digital memory.","PeriodicalId":136228,"journal":{"name":"Symposium 1989 on VLSI Circuits","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1989-05-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Symposium 1989 on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1989.1037507","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

For the hyblid digital-analog approach, rhom in Figure 1. the --log loultiplier w e i g h t valves are generated from digical words stored in digital memory. The analog voltages are X-Y addrossed to rhe nulciplier sites using decoding circuitry and are dynsmically stored on capaciCorr aL the gatel of WOSFET conductance elements. The analog voltages are periodicelly refreshed from rhe vsighr values stored in the digital memory.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于人工神经网络的可编程向量矩阵乘法器
对于混合数字模拟方法,如图1所示。——log乘数是由存储在数字存储器中的数字单词生成的。模拟电压通过解码电路被X-Y寻址到倍增器位置,并动态地存储在晶体管导通元件的栅极电容上。模拟电压周期性地从存储在数字存储器中的vsighr值中刷新。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A circuit design for 2 Gbit/s Si brpolar crosspoint switch LSIs Mappable memory subsystem for high speed applications A 36μa 4MB PSRAM with quadruple array operation High reliability CMOS SRAM with built-in soft defect detection "A 1.6ns 64kb ECL RAM with 1K gate logic"
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1