60 GHz transceiver circuits in SiGe:C BiCMOS technology

W. Winkler, J. Borngräber, H. Gustat, F. Korndörfer
{"title":"60 GHz transceiver circuits in SiGe:C BiCMOS technology","authors":"W. Winkler, J. Borngräber, H. Gustat, F. Korndörfer","doi":"10.1109/ESSCIR.2004.1356623","DOIUrl":null,"url":null,"abstract":"This paper presents the design and measurement of key circuit building blocks for a high-data-rate transceiver in the 60 GHz band. The adopted modulation scheme is ASK, for a simple configuration with high data rate. The circuits presented are: LNA, oscillator, mixer, modulator and demodulator. The circuits are fabricated in a 0.25 /spl mu/m SiGe:C BiCMOS technology.","PeriodicalId":294077,"journal":{"name":"Proceedings of the 30th European Solid-State Circuits Conference","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-11-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"46","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 30th European Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIR.2004.1356623","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 46

Abstract

This paper presents the design and measurement of key circuit building blocks for a high-data-rate transceiver in the 60 GHz band. The adopted modulation scheme is ASK, for a simple configuration with high data rate. The circuits presented are: LNA, oscillator, mixer, modulator and demodulator. The circuits are fabricated in a 0.25 /spl mu/m SiGe:C BiCMOS technology.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
60 GHz收发电路采用SiGe:C BiCMOS技术
本文介绍了60ghz频段高数据速率收发器关键电路模块的设计与测量。采用ASK调制方式,配置简单,数据速率高。电路包括:LNA、振荡器、混频器、调制器和解调器。该电路采用0.25 /spl mu/m SiGe:C BiCMOS技术制造。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Charge recycling sense amplifier based logic: securing low power security ICs against DPA [differential power analysis] 1.5 GHz OPAMP in 120nm digital CMOS Digital delay locked loop with open-loop digital duty cycle corrector for 1.2Gb/s/pin double data rate SDRAM A 14-V high speed driver in 5-V-only 0.35-/spl mu/m standard CMOS A low-swing single-ended L1 cache bus technique for sub-90nm technologies
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1