An analog front end chip for V.32 modems

J. Roesgen, G. Warren
{"title":"An analog front end chip for V.32 modems","authors":"J. Roesgen, G. Warren","doi":"10.1109/CICC.1989.56766","DOIUrl":null,"url":null,"abstract":"The design and construction of a complete high-speed modem front end on a single combined analog/digital application-specific integrated circuit are described. The chip is part of a highly integrated modem core created specifically for a family of V.32-based products. It incorporates all of the necessary analog/digital conversion, filtering, and gain control functions. Also included is an adaptive analog echo canceler designed to enhance system performance and reduce circuit complexity in other areas of the chip","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.1989.56766","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

The design and construction of a complete high-speed modem front end on a single combined analog/digital application-specific integrated circuit are described. The chip is part of a highly integrated modem core created specifically for a family of V.32-based products. It incorporates all of the necessary analog/digital conversion, filtering, and gain control functions. Also included is an adaptive analog echo canceler designed to enhance system performance and reduce circuit complexity in other areas of the chip
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
V.32调制解调器的模拟前端芯片
描述了一个完整的高速调制解调器前端的设计和构造,该前端是在一个单一的模拟/数字专用集成电路上完成的。该芯片是高度集成的调制解调器核心的一部分,专为一系列基于v .32的产品而设计。它集成了所有必要的模拟/数字转换,滤波和增益控制功能。还包括一个自适应模拟回波消除器,旨在提高系统性能,降低芯片其他领域的电路复杂性
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 1.4 ns/64 kb RAM with 85 ps/3680 logic gate array A gate matrix deformation and three-dimensional maze routing for dense MOS module generation A submicron CMOS triple level metal technology for ASIC applications Hot carrier effects on CMOS circuit performance The QML-an approach for qualifying ASICs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1