The use of selective silicide plugs for submicron contact fill

C. Wei, V. Murali, M. Dass, D. Fraser, J. Borland
{"title":"The use of selective silicide plugs for submicron contact fill","authors":"C. Wei, V. Murali, M. Dass, D. Fraser, J. Borland","doi":"10.1109/VMIC.1989.78016","DOIUrl":null,"url":null,"abstract":"A novel contact fill scheme using a silicide plug has been developed. The scheme combines selective epitaxial Si growth (SEG) and silicide formation to form selective silicide contact plugs. Silicide plugs can be implemented in both n/sup +/ and p/sup +/ contacts with low contact resistance, high temperature stability, and good planarity. TEM and electrical measurements show that the above approach can be used to fill contact depth up to 1 mu m and contact aspect ratio up to 1. The lack of a silicidation stop and the incomplete epi-Si consumption are two issues to be solved. For deeper contacts or contacts with higher aspect ratio, postsilicidation plug implantations become necessary to guarantee low contact resistances.<<ETX>>","PeriodicalId":302853,"journal":{"name":"Proceedings., Sixth International IEEE VLSI Multilevel Interconnection Conference","volume":"74 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-06-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings., Sixth International IEEE VLSI Multilevel Interconnection Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VMIC.1989.78016","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A novel contact fill scheme using a silicide plug has been developed. The scheme combines selective epitaxial Si growth (SEG) and silicide formation to form selective silicide contact plugs. Silicide plugs can be implemented in both n/sup +/ and p/sup +/ contacts with low contact resistance, high temperature stability, and good planarity. TEM and electrical measurements show that the above approach can be used to fill contact depth up to 1 mu m and contact aspect ratio up to 1. The lack of a silicidation stop and the incomplete epi-Si consumption are two issues to be solved. For deeper contacts or contacts with higher aspect ratio, postsilicidation plug implantations become necessary to guarantee low contact resistances.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
选用选择性硅化塞进行亚微米触点填充
提出了一种新的硅化塞接触填充方案。该方案结合了选择性外延硅生长(SEG)和硅化物形成,形成选择性硅化物接触塞。硅化塞可用于n/sup +/和p/sup +/触点,具有低接触电阻、高温度稳定性和良好的平面性。TEM和电气测量表明,上述方法可用于填充接触深度达1 μ m,接触长宽比达1。硅化停止装置的缺乏和外延硅消耗的不完全是需要解决的两个问题。对于较深的触点或具有较高长宽比的触点,后硅化塞植入成为保证低接触电阻的必要条件。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Dielectric film deposition by atmospheric pressure and low temperature CVD using TEOS, ozone, and new organometallic doping sources Characteristics of a poly-silicon contact plug technology Copper as the future interconnection material Advanced interconnection technologies and system-level communications functions Corrosion characteristics of metallization systems with XRF
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1