50 MHz 3-Level Buck Converter with added Boost Converter

S. SunitaM., D. MayurG., Preet Bedi, Nagesh Verma, Shashidhar Tantry
{"title":"50 MHz 3-Level Buck Converter with added Boost Converter","authors":"S. SunitaM., D. MayurG., Preet Bedi, Nagesh Verma, Shashidhar Tantry","doi":"10.1109/ISOCC50952.2020.9333088","DOIUrl":null,"url":null,"abstract":"This paper presents a 50MHz, 3.5V input and 0.6- 3.12V output, 3-Level Buck Converter with the inclusion of a calibration circuit to ensure a constant voltage across the flying capacitor. Additionally, a Boost Converter is designed to increase the max output voltage level to 5.8V. All the circuits and their blocks are designed and simulated in 45nm CMOS technology on Cadence virtuoso. Peak efficiency is observed to be 90.3% for 3-Level Buck Converter and 93.6% for the modified Boost Converter.","PeriodicalId":270577,"journal":{"name":"2020 International SoC Design Conference (ISOCC)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2020-10-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 International SoC Design Conference (ISOCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISOCC50952.2020.9333088","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper presents a 50MHz, 3.5V input and 0.6- 3.12V output, 3-Level Buck Converter with the inclusion of a calibration circuit to ensure a constant voltage across the flying capacitor. Additionally, a Boost Converter is designed to increase the max output voltage level to 5.8V. All the circuits and their blocks are designed and simulated in 45nm CMOS technology on Cadence virtuoso. Peak efficiency is observed to be 90.3% for 3-Level Buck Converter and 93.6% for the modified Boost Converter.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
50兆赫3级降压转换器与增加升压转换器
本文介绍了一个50MHz, 3.5V输入,0.6- 3.12V输出,3电平降压转换器,包括一个校准电路,以确保在飞行电容器上的恒定电压。此外,升压转换器的设计将最大输出电压水平提高到5.8V。所有电路及其模块在Cadence virtuoso上采用45nm CMOS技术进行设计和仿真。观察到3电平降压变换器的峰值效率为90.3%,改进升压变换器的峰值效率为93.6%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A Quadcopters Flight Simulation Considering the Influence of Wind Design of a CMOS Current-mode Squaring Circuit for Training Analog Neural Networks Instant and Accurate Instance Segmentation Equipped with Path Aggregation and Attention Gate 13.56 MHz High-Efficiency Power Transmitter and Receiver for Wirelessly Powered Biomedical Implants Investigation on Synaptic Characteristics of Interfacial Phase Change Memory for Artificial Synapse Application
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1