Current and future manufacturing test solution strategies - iNEMI Boundary-scan and Built in Self Test (BIST) technology integration for future standardization
Z. Conroy, J. Balangue, P. B. Geiger, S. Butkovich
{"title":"Current and future manufacturing test solution strategies - iNEMI Boundary-scan and Built in Self Test (BIST) technology integration for future standardization","authors":"Z. Conroy, J. Balangue, P. B. Geiger, S. Butkovich","doi":"10.1109/IEMT.2012.6521823","DOIUrl":null,"url":null,"abstract":"Product cost and revenue trends are not consistent with the cost of Test, Inspection and Measurement (TIM) technologies. Specifically, while Moore's Law has applied to the silicon in the product, it does not apply to the overall cost of test of the resulting higher-functionality, desirably lower-cost product. Higher performance and lower cost test equipment, while also desirable, are not enough to solve the gap between the cost of increasing requirements for test/inspection coverage and price that customers are willing to pay for the product. Product design solutions (testability features) that facilitate lower cost test solutions while keeping adequate test coverage, must be explored. Test methodology and strategy need to be reconsidered. Increasing product complexity and reduced test point access are driving a desire to increase use of technologies such as Boundary-Scan and BIST (Built-In-Self-Test) to improve test coverage. The International Electronics Manufacturing Initiative (iNEMI) has two ongoing projects investigating the gaps and ultimately driving for industry changes in the deployment of those technologies. This paper presents the results from those two projects. The first portion of the paper introduces the outputs from the iNEMI Boundary-scan project team, which reviewed current available test methods and strategy for testing the external memory devices and analyzed the gaps and opportunities. The second portion of the paper discusses the opportunity of BIST technology for board level testing and the needs for standardization. The two projects clarify the requirements needed for the existing boundary-scan IEEE1149.1 standard and other industry standards to bridge the gap for lack of test point access and improved testability of products.","PeriodicalId":315408,"journal":{"name":"2012 35th IEEE/CPMT International Electronics Manufacturing Technology Conference (IEMT)","volume":"50 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 35th IEEE/CPMT International Electronics Manufacturing Technology Conference (IEMT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEMT.2012.6521823","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
Product cost and revenue trends are not consistent with the cost of Test, Inspection and Measurement (TIM) technologies. Specifically, while Moore's Law has applied to the silicon in the product, it does not apply to the overall cost of test of the resulting higher-functionality, desirably lower-cost product. Higher performance and lower cost test equipment, while also desirable, are not enough to solve the gap between the cost of increasing requirements for test/inspection coverage and price that customers are willing to pay for the product. Product design solutions (testability features) that facilitate lower cost test solutions while keeping adequate test coverage, must be explored. Test methodology and strategy need to be reconsidered. Increasing product complexity and reduced test point access are driving a desire to increase use of technologies such as Boundary-Scan and BIST (Built-In-Self-Test) to improve test coverage. The International Electronics Manufacturing Initiative (iNEMI) has two ongoing projects investigating the gaps and ultimately driving for industry changes in the deployment of those technologies. This paper presents the results from those two projects. The first portion of the paper introduces the outputs from the iNEMI Boundary-scan project team, which reviewed current available test methods and strategy for testing the external memory devices and analyzed the gaps and opportunities. The second portion of the paper discusses the opportunity of BIST technology for board level testing and the needs for standardization. The two projects clarify the requirements needed for the existing boundary-scan IEEE1149.1 standard and other industry standards to bridge the gap for lack of test point access and improved testability of products.