Development of a single step via tapering etch process using deep reactive ion etching with low sidewall roughness for through-silicon via applications

Abstract

This paper discusses the importance of having a tapered via in TSV integration processes and the various ways currently used to achieve it. In addition, a novel way of creating this tapered via with single step Deep Reactive Ion Etching (DRIE) process to achieve it is also presented.