Advanced Gate-stack Architecture For Low-voltage Dual-workfunction CMOS Technologies With Shallow Trench Isolation

Schwalke, Kerber, Koller, Ludwig, Seidl
{"title":"Advanced Gate-stack Architecture For Low-voltage Dual-workfunction CMOS Technologies With Shallow Trench Isolation","authors":"Schwalke, Kerber, Koller, Ludwig, Seidl","doi":"10.1109/VLSIT.1997.623700","DOIUrl":null,"url":null,"abstract":"In this work we present the advanced gate-stack architecture EXTIGATE (Extended Trench Isolation GAte TEchnology) which solves major problems associated with n+/p+ dual workfunction gate technology and shallow-trench-isolation (STI). These achievements are realized without an increase in process complexity. Furthermore, the process window is enlarged leading to a robust low-voltage dual-workfunction STI-CMOS process.","PeriodicalId":414778,"journal":{"name":"1997 Symposium on VLSI Technology","volume":"255 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-06-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1997 Symposium on VLSI Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.1997.623700","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

In this work we present the advanced gate-stack architecture EXTIGATE (Extended Trench Isolation GAte TEchnology) which solves major problems associated with n+/p+ dual workfunction gate technology and shallow-trench-isolation (STI). These achievements are realized without an increase in process complexity. Furthermore, the process window is enlarged leading to a robust low-voltage dual-workfunction STI-CMOS process.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于浅沟槽隔离的低压双工作功能CMOS技术的先进栅极堆栈架构
在这项工作中,我们提出了先进的栅极堆栈架构EXTIGATE(扩展沟槽隔离栅极技术),它解决了与n+/p+双工作功能栅极技术和浅沟槽隔离(STI)相关的主要问题。这些成就在不增加过程复杂性的情况下实现。此外,扩大了工艺窗口,从而实现了稳健性低电压双工作功能STI-CMOS工艺。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Energy funnels - A new oxide breakdown model Fully Planarized Stacked Capacitor Cell With Deep And High Aspect Ratio Contact Hole For Gigs-bit DRAM Impact Of Trench Sidewall Interface Trap In Shallow Trench Isolation On Junction Leakage Current Characteristics For Sub-0.25 /spl mu/m CMOS Devices 0.25 /spl mu/m salicide CMOS Technology Thermally Stable Up To 1,000/spl deg/C With High TDDB Reliability Dielectric Planarization Using Mn203 Slurry
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1